[1] [1] Matsuo S, Bales T J, Shoda M, et al. 8.9-megapixel video image sensor with 14-b column-parallel SA-ADC［J］. IEEE Trans. on Electron Devices, 2009, 56(11): 2380-2389.

[2] [2] Tang F, Chen D G, Wang B, et al. Low-power CMOS image sensor based on column-parallel single-slope/SAR quantization scheme［J］. IEEE Trans. on Electron Devices, 2013, 60(8): 2561-2566.

[3] [3] Snoeij M F, Theuwissen A, Makinwa K, et al. Multiple-ramp column-parallel ADC architectures for CMOS image sensors［J］. IEEE J. of Solid-State Circuits, 2007, 42(12): 2968-2977.

[4] [4] Hwang Y, Song M. Design of a CMOS image sensor based on a 10-bit two-step single-slope ADC［J］. J. of Semiconductor Technology and Science, 2014, 14(2): 246-251.

[5] [5] Chae Y, Cheon J, Lim S, et al. A 2.1Mpixels, 120Frame/s CMOS image sensor with column-parallel ADC architecture［J］. IEEE J. of Solid-State Circuits, 2011, 46(1): 236-247.

[6] [6] Kitamura K, Watabe T, Sawamoto T, et al. A 33-megapixel 120Frame/s 2.5-watt CMOS image sensor with column-parallel two-stage cyclic analog-to-digital converters［J］. IEEE Trans. on Electron Devices, 2012, 59(12): 3426-3433.

[7] [7] Nie K, Zha W, Shi X, et al. A single slope ADC with row-wise noise reduction technique for CMOS image sensor［J］. IEEE Trans. on Circuits and Systems Ⅰ: Regular Papers, 2020, 67(9): 2873-2882.

[8] [8] Xue F, Wei X, Hu Y, et al. Design of a 10-bit 50MSPS pipeline ADC for CMOS image sensor［C］// Huangzhou: 2014 9th IEEE Conf. on Industrial Electronics and Applications, 2014: 891-895.

[9] [9] Ma C, Xin G S, Li J, et al. Status counting double edge slope ADC for CMOS image sensors［C］// Qingdao: 2018 14th IEEE Inter. Conf. on Solid-State and Integrated Circuit Technol. (ICSICT), 2018.

[10] [10] Mo C, Liu Y, Li Y, et al. A 4-M pixel high dynamic range, low-noise CMOS image sensor with low-power counting ADC［J］. IEEE Trans. on Electron Devices, 2017, 64(8): 3199-3205.

[11] [11] Kim H J. 11-bit column-parallel single-slope ADC with first-step half-reference ramping scheme for high-speed CMOS image sensors［J］. IEEE J. of Solid-State Circuits, 2021, 56(7): 2132-2141.

[12] [12] Kim M, Hong S, Kwon O. An area-efficient and low-power 12-b SAR/single-slope ADC without calibration method for CMOS image sensors［J］. IEEE Trans. on Electron Devices, 2016, 63(9): 3599-3604.

[14] [14] Liu G, Yu N, Zhang H, et al. A fully differential SAR/single-slope ADC for CMOS imager sensor［C］// Xi′an: IEEE Inter. Conf. on Electron Devices and Solid-State Circuits (EDSSC), 2019.

[15] [15] Zhen W, Xu L, et al. Design of a column-parallel SAR/SS two-step hybrid ADC for sensor arrays［C］// 2021 IEEE 15th Inter. Conf. on Anti-counterfeiting, Security, and Identification (ASID), 2021: 172-176.

[16] [16] Fang T, Yuan C, Zhao X. Single slope/SAR column-parallel ADC with mixed-signal error correction［C］// 2013 IEEE 56th Inter. Midwest Symp. on Circuits and Systems (MWSCAS), 2013: 237-240.