Chinese Journal of Quantum Electronics, Volume. 30, Issue 6, 743(2013)
Design and optimization of quantum latch
[1] [1] Feynman R P. Simulating physics with computers [J]. Int. J. Theor. Phys., 1982, 21: 457-488.
[2] [2] Shor P W. Algorithms for quantums computation: Discrete log and factoring [C]. Proceedings of the 35th Annual Symposium on the Foundations of Computer Science, 1994, 124-134.
[3] [3] Preskill J. Quantum Information and Computation [M]. Cambridge University Press, 1998: 231-318.
[5] [5] Wilde M M. Quantum-shift-register circuits [J]. Phys. Rev. A, 2009, 79(6): 062325.
[7] [7] Mozammel H A K. Design of reversible / quantum ternary multiplexer and demultiplexer [J]. Engin. Lett., 2006, 13(2): 65-69.
[9] [9] Thapliyal H, Srinivas M B, Zwolinski M. A beginning in the reversible logic synthesis of sequential circuits [C]. MAPLD International Conference, 2005, 10-12.
[10] [10] Thapliyal H, et al. Design of reversible latches optimized for quantum cost, delay and garbage outputs [C]. rd International Conference on VLSI Design, 2010, 235-240.
[11] [11] Maslov D. Efficient reversible and quantum implementations of symmetric Boolean functions [J]. IEEE Proc. Circuits Devices Syst., 2006, 153(5): 31-36.
Get Citation
Copy Citation Text
DONG Yang, WU Min, GAO Shan-qing, Lü Hong-jun. Design and optimization of quantum latch[J]. Chinese Journal of Quantum Electronics, 2013, 30(6): 743
Category:
Received: Apr. 27, 2013
Accepted: --
Published Online: Dec. 4, 2013
The Author Email: Yang DONG (clonenight@126.com)