[1] Landauer R. Irreversibility and heat generation in the computing process[J]. IBM Journal of Research and Development, 5, 183-191(1961).

[2] Bennett C H. Logical reversibility of computation[J]. IBM Journal of Research and Development, 17, 525-532(1973).

[3] Perkowski M, Jozwiak L, Kerntopf P et al. A general decomposition for reversible logic[OL](2001). https://www.researchgate.net/publication/244956458

[4] Khlopotine A B, Perkowski M A, Kerntopf P. Reversible logic synthesis by iterative compositions[OL](2002). https://www.researchgate.net/publication/221367883

[5] Babu H M H, Chowdhury A R. Design of a reversible binary coded decimal adder by using reversible 4-bit parallel adder[C], 255-260(2005).

[6] Nielsen M A, Chuang I L[M]. Quantum Computation and Quantum Information, 5-8(2000).

[7] Satsangi S, Patvardhan C. Enhanced quantum inspired evolutionary algorithm for automatic synthesis of reversible circuits[J]. International Journal of Engineering Technology Science and Research, 3, 34-45(2016).

[8] Bechmann-Pasquinucci H, Peres A. Quantum cryptography with 3-state systems[J]. Physical Review Letters, 85, 3313-3316(2000).

[9] Bourennane M, Karlsson A, Björk G. Quantum key distribution using multilevel encoding[J]. Physical Review A, 64, 012306(2001).

[10] Greentree A D, Schirmer S G, Green F et al. Maximizing the Hilbert space for a finite number of distinguishable quantum states[J]. Physical Review Letters, 92, 097901(2004).

[11] Miller D M, Thornton M A. Multiple valued logic: Concepts and representations[J]. Synthesis Lectures on Digital Circuits and Systems, 2, 1-127(2007).

[12] Curtis E, Perkowski M. A transformation based algorithm for ternary reversible logic synthesis using universally controlled ternary gates[OL](2004). https://www.researchgate.net/publication/228730055

[13] Zadeh R P, Haghparast M. A new reversible/quantum ternary comparator[J]. Australian Journal of Basic and Applied Sciences, 5, 2348-2355(2011).

[14] Khan M H A, Perkowski M A, Khan M R et al. Ternary GFSOP minimization using kronecker decision diagrams and their synthesis with quantum cascades[J]. Journal of Multiple-Valued Logic and Soft Computing, 11, 567-602(2005).

[15] Khan M H A, Perkowski M A, Khan M R. Ternary Galois field expansions for reversible logic and Kronecker decision diagrams for ternary GFSOP minimization[C], 58-67(2004).

[16] Khan M H, Perkowski M. Quantum realization of ternary encoder and decoder[J]. Representations and Methodology of Future Computing Technologies, 9(2005).

[17] Khan M H. Quantum ternary multiplexer and demultiplexer[J]. Engineering Letters, 13, 65-69(2006).

[18] Monfared A T, Haghparast M. Design of new quantum/reversible ternary subtractor circuits[J]. Journal of Circuits, Systems and Computers, 25, 1650014(2016).

[19] Monfared A T, Haghparast M. Novel design of quantum/reversible ternary comparator circuits[J]. Journal of Computational and Theoretical Nanoscience, 12, 5670-5673(2015).

[20] Houshmand P, Haghparast M. Design of a novel quantum reversible ternary up-counter[J]. International Journal of Quantum Information, 13, 1550038(2015).

[21] Haghparast M, Wille R, Monfared A T. Towards quantum reversible ternary coded decimal adder[J]. Quantum Information Processing, 16, 284(2017).

[22] Monfared A T, Haghparast M. Designing new ternary reversible subtractor circuits[J]. Microprocessors and Microsystems, 53, 51-56(2017).

[23] Khan M H A, Perkowski M A. GF(4) based synthesis of quaternary reversible/quantum logic circuits[C]. Norway(2007).

[24] Khan M H A. Reversible realization of quaternary decoder, multiplexer, and demultiplexer circuits[C], 208-213(2008).

[25] Jahangir I, Das A. On the design of quaternary comparators[C]. Bangladesh(2010).

[26] Khan M H A. Synthesis of quaternary reversible/quantum comparators[J]. Journal of Systems Architecture, 54, 977-982(2008).

[27] Khan M M M, Biswas A K, Chowdhury S et al. Quantum realization of some quaternary circuits[C](2008).

[28] Khan M H A. Scalable architectures for design of reversible quaternary multiplexer and demultiplexer circuits[C], 343-348(2009).

[29] Khan M H A, Thapliyal H. Reversible logic based mapping of quaternary sequential circuits using QGFSOP expression[C].

[30] Meena J K, Jain S C, Gupta H et al. Synthesis of balanced quaternary reversible logic circuit[C], 1-6(2015).

[31] Haghparast M, Monfared A T. Designing novel quaternary quantum reversible subtractor circuits[J]. International Journal of Theoretical Physics, 57, 226-237(2018).

[32] Haghparast M, Dousttalab N. Design of new reversible quaternary flip-flops[J]. International Journal of Quantum Information, 15, 1750024(2017).

[33] Haghparast M, Monfared A T. Novel quaternary quantum decoder, multiplexer and demultiplexer circuits[J]. International Journal of Theoretical Physics, 56, 1694-1707(2017).

[34] Muthukrishnan A, Stroud C R. Multivalued logic gates for quantum computation[J]. Physical Review A, 62, 052309(2000).

[35] Thapliyal H. Mapping of Subtractor and Adder-subtractor Circuits on Reversible Quantum Gates[M]. Transactions on Computational Science XXVII, 10-34(2016).

[36] Monfared A T, Haghparast M. Design of novel quantum/reversible ternary adder circuits[J]. International Journal of Electronics Letters, 5, 149-157(2017).

[37] Haghparast M, Bolhassani A. Optimized parity preserving quantum reversible full adder/subtractor[J]. International Journal of Quantum Information, 14, 1650019(2016).

[38] Bose A, Babu H M H. Optimized designs of reversible fault tolerant BCD adder and fault tolerant reversible carry skip BCD adder[C]. Bangladesh, 202-207(2015).

[39] Khan M H. A recursive method for synthesizing quantum/reversible quaternary parallel adder/subtractor with look-ahead carry[J]. Journal of Systems Architecture, 54, 1113-1121(2008).

[40] Mandal S B, Chakrabarti A, Sur-Kolay S. A synthesis method for quaternary quantum logic circuits[C], 270-280(2012).

[41] Thapliyal H, Ranganathan N. A new reversible design of BCD adder[C], 1-4(2011).

[42] Burignat S, De Vos A. Test of a majority-based reversible 4 bits ripple-carry adder in adiabatic calculation[C], 368-373(2011).

[43] Mohammadi M, Eshghi M, Haghparast M et al. Design and optimization of reversible BCD adder/subtractor circuit for quantum and nanotechnology based systems[J]. World Applied Sciences Journal, 4, 787-792(2008).

[44] Xu M Q, Guan Z J, Cheng X Y. A universal cascaded method for reversible comparator[J]. Chinese Journal of Quantum Electronics, 31, 583-590(2014).

[45] Khan M H A. Quantum realization of quaternary Feynman and toffoli gates[C]. Bangladesh, 157-160(2006).