[1] [1] Samavaty B. 100 Gbps half-rate referenceless injection-locking clock/data recovery circuit in 0.18 μm biCMOS process[D]. Irvine: Univ. of California, 2017.

[2] [2] Wang J C, Pan Q, Qin Y J, et al. A fully integrated 25 Gb/s low-noise TIA+CDR optical receiver designed in 40-nm-CMOS[J]. IEEE Trans. on Circuits and Systems Ⅱ: Express Briefs, 2019, 66(10): 1698-1702.

[3] [3] Chen W M, Yao Y S, Liu S L. A 10.4-16 Gb/s reference-less baud-rate digital CDR with one-tap DFE using a wide-range FD[J]. IEEE J. of Solid-State Circuits, 2021, 68(11): 4566-4575.

[4] [4] Lee Y S, Ho W H, Chen W Z. A 25-Gb/s, 2.1-pJ/bit, fully integrated optical receiver with a baud-rate clock and data recovery[J]. IEEE J. of Solid-State Circuits, 2019, 54(8): 2243-2254.

[5] [5] Huang S, Cao J, Green M M. An 8.2 Gb/s-to-10.3 Gb/s full-rate linear referenceless CDR without frequency detector in 0.18 μm CMOS[J]. IEEE J. of Solid-State Circuits, 2015, 50(9): 2048-2060.

[6] [6] Rahman W, Yoo D, Liang J, et al. A 22.5-to-32-Gb/s 3.2-pJ/b referenceless baud-rate digital CDR with DFE and CTLE in 28-nm CMOS[J]. IEEE J. of Solid-State Circuits, 2017, 52(12): 3517-3531.

[7] [7] Jalahi M S, Sheikholeslami A, Kibune M, et al. A reference-less single-loop half-rate binary CDR[J]. IEEE J. of Solid-State Circuits, 2015, 50(9): 2037-2047.

[8] [8] Razavi B. Design of Integrated Circuits for Optical Communications[M]. New York: McGraw-Hill, 2002: 308-355.

[9] [9] Chiang P C, Jiang J Y, Hung H W, et al. 4×25 Gb/s transceiver with optical front-end for 100 GbE system in 65 nm CMOS technology[J]. IEEE J. of Solid-State Circuits, 2015, 50(2): 573-585.

[10] [10] Sun L, Pan Q, Wang K C, et al. A 26~28 Gb/s full rate clock and data recovery circuit with embedded equalizer in 65 nm CMOS[J]. IEEE Trans. on Circuits and Systems Ⅰ: Regular Papers, 2014, 61(7): 2139-2149.

[11] [11] Fu W F, Hu Q S, Wang R. A 40 Gb/s PAM4 serdes receiver in 65 nm CMOS technology[C]// IEEE Canadian Conf. on Electrical & Computer Engineering (CCECE), 2018: 1-4.