Optical Communication Technology, Volume. 47, Issue 4, 22(2021)
Design and implementation of 4×25 Gb/s photoelectiric transceivers module package
[1] [1] MILLER D A B,OZAKTAS H M. Limit to the bit-rate capacity of electrical interconnects from the aspect ratio of the system architecture[J]. Journal of Parallel and Distributed Computing, 1997, 41(1): 42-52.
[2] [2] CHO H, KAPUR P, SARASWAT K C. Power comparison between high-speed electrical and optical interconnects for interchip communication[J]. Journal of Lightwave Technology, 2004, 22(9): 2021-2033.
[3] [3] NAGASHIMA K, KISE T, ISHIKAWA Y, et al. A Record 1-km MMF NRZ 25.78-Gb/s error-free link using a 1060-nm DIC vcsel[J]. IEEE Photonics Technology Letters, 2016, 28(4): 418-420.
[4] [4] TEMPORITI E, GHILIONI A, MINOIA G, et al. Insights into silicon photonics Mach-Zehnder-based optical transmitter architectures[J]. IEEE Journal of Solid State Circuits, 2016(1): 1-14.
[5] [5] FREDERIC B, SHINICHI T, MITSURU T, et al. Benchmarking Si, SiGe, and III-V/Si hybrid SIS optical modulators for datacenter applications[J]. Journal of Lightwave Technology, 2017, 35(9): 1-1.
[6] [6] PATEL D. Design, analysis, and performance of a silicon photonic traveling wave Mach-Zehnder modulator[D]. Masters Diss: McGill University, 2014.
Get Citation
Copy Citation Text
CHEN Ying, SONG Wentai, HE Huimin, XUE Haiyun, SUN Yu, MIAO Min, LIU Fengman. Design and implementation of 4×25 Gb/s photoelectiric transceivers module package[J]. Optical Communication Technology, 2021, 47(4): 22
Category:
Received: Jun. 2, 2020
Accepted: --
Published Online: Sep. 2, 2021
The Author Email: