[1] [1] FREDENBURG J, FLYNN M. A 90-MS/s 11-MHz-bandwidth 62-dB SNDR noise-shaping SAR ADC ［J］. IEEE J Sol Sta Circ, 2012, 47(12): 2898-2904.

[2] [2] DUAN J, ZHU Z, DENG J, et al. A novel 0.8-V 79-nW CMOS-only voltage reference with-55-dB PSRR @ 100 Hz ［J］. IEEE Trans Circ Syst II: Expr Bri, 2018, 65(7): 849-853.

[3] [3] LI S, QIAO B, GANDARA M, et al. A 13-ENOB second-order noise-shaping SAR ADC realizing optimized NTF zeros using the error-feedback structure ［J］. IEEE J Sol Sta Circ, 2018, 53(12): 3484-3496.

[4] [4] GUO W, SUN N. A 12 b-ENOB 61 μW noise-shaping SAR ADC with a passive integrator ［C］// IEEE ESSCIRC. Lausanne, Switzerland. 2016: 405-408.

[5] [5] LIU J, WANG X, GAO Z, et al. A 40 kHz-BW 90 dB-SNDR noise-shaping SAR with 4× passive gain and 2nd-order mismatch error shaping ［C］// IEEE ISSCC. San Francisco, CA, USA. 2020: 158-159.

[7] [7] ZHANG Q, NING N, LI J, et al. A second-order noise-shaping SAR ADC using two passive integrators separated by the comparator ［J］. IEEE Trans VLSI Syst, 2021, 29(1): 227-231.

[8] [8] ZHANG H, TAN Z, CHU C, et al. A 1-V 560-nW SAR ADC with 90-dB SNDR for IoT sensing applications ［J］. IEEE Trans Circ Syst II: Expr Bri, 2019, 66(12): 1967-1971.

[9] [9] BAIRD R T, FIEZ T S. Linearity enhancement of multibit ΔΣ A/D and D/A converters using data weighted averaging ［J］. IEEE Trans Circ Syst II: Anal Dig Sign Proc, 1995, 42(12): 753-762.

[10] [10] CHAN K L, ZHU J, GALTON I. Dynamic element matching to prevent nonlinear distortion from pulse-shape mismatches in high-resolution DACs ［J］. IEEE J Sol Sta Circ, 2008, 43(9): 2067-2078.