[1] [1] Kino H, Fukusima T, Tanaka T. Investigation of TSV liner interface with multiwell structured TSV to suppress noise propagation in mixed-signal 3D-IC[J]. IEEE J. of the Electron Devices Society, 2019, 7: 1225-1231.

[2] [2] Chen S, Xu Q, Yu B. Adaptive 3D-IC TSV fault tolerance structure generation[J]. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 2018, 38(5): 949-960.

[3] [3] Reddy R P, Acharyya A, Khursheed S. A cost-aware framework for lifetime reliability of TSV based 3D-IC design[J]. IEEE Trans. on Circuits and Systems Ⅱ: Express Briefs Early Access, 2020: 2970724.

[4] [4] Kino H, Fukushima T, Tanaka T. Noise propagation through TSV in mixed-signal 3D-IC and investigation of liner interface with multi-well structured TSV[C]// 2019 IEEE Electron Devices Technology and Manufacturing Conf. (EDTM), 2019: 222-224.

[5] [5] Wang F, Huang J, Yu N. A novel guard method of through-silicon-via (TSV)[J]. IEICE Electron. Express, 2018, 15(11): 20180421.

[6] [6] Liu X, Zhu Z, Yang Y, et al. Electrical modeling and analysis of polymer-cavity through-silicon vias[C]//2017 IEEE Electrical Design of Adv. Packaging and Systems Symp. (EDAPS), 2017: 1-3.

[7] [7] Fu K, Zhao W S, Wang D W, et al. A compact passive equalizer design for differential channels in TSV-based 3-D ICs[J]. IEEE Access, 2018, 6: 75278-75292.

[8] [8] Su J, Zhang W, Yao C. Partial coaxial through-silicon via for suppressing the substrate noise in 3-dimensional integrated circuit[J]. IEEE Access, 2019, 7: 98803-98810.

[9] [9] Lim J, Cho J, Jung D H, et al. Modeling and analysis of TSV noise coupling effects on RF LC-VCO and shielding structures in 3D IC[J]. IEEE Trans. on Electromagnetic Compatibility, 2018, 60(6): 1939-1947.

[10] [10] Odaira T, Yokoshima N, Yoshihara I, et al. Evolutionary design of high signal integrity interconnection based on eye-diagram[J]. Artificial Life and Robotics, 2018, 23(3): 298-303.

[11] [11] Yasunaga M, Kuribara Y, Inoue H, et al. Simultaneous improvement to signal integrity and electromagnetic interference in high-speed transmission lines[C]//2015 IEEE Symp. Series on Computational Intelligence, 2015: 1236-1243.

[12] [12] Matsuoka S, Yasunaga M. High signal integrity transmission line using microchip capacitors and its design methodology[C]// 2018 7th Electronic System-Integration Technol. Conf. (ESTC), 2018: 1-2.

[13] [13] Matsuoka S, Yasunaga M. A high signal integrity interconnect design using a genetic algorithm and its solution analysis: What solution did GA find in time and frequency domain?[C]// 2016 IEEE Electrical Design of Adv. Packaging and Systems (EDAPS), 2016: 185-187.

[14] [14] Hao C, Yoshimura T. An efficient multi-level algorithm for 3D-IC TSV assignment[J]. IEICE Trans. on Fundamentals of Electronics, Commun. and Computer Sciences, 2017, 100(3): 776-784.