[1] Voldman S. ESD: circuits and devices[M]. West Sussex: John Wiley & Sons Ltd, 15-56(2006).

[2] Chen X J, Wang Y, Jin X L et al. An ESD robust high holding voltage dual-direction SCR with symmetrical I-V curve by inserting a floating P + in PWell[J]. Solid-State Electronics, 160, 107627(2019).

[3] Liu X F, Peng L P, Zhao Y A et al. Research progress on near-infrared high-power laser damage of liquid crystal optical devices[J]. Chinese Journal of Lasers, 47, 0100002(2020).

[4] Han X Y, Pang F F, Cai H W et al. An integrated optical device-waveguide ring resonator[J]. Laser & Optronics Progress, 41, 26-31(2004).

[5] Temple V A K. Comparison of light triggered and electrically triggered thyristor turn-on[J]. IEEE Transactions on Electron Devices, 28, 860-865(1981).

[6] Hsu S, Ker M. Dependence of device structures on latchup immunity in a high-voltage 40-V CMOS process with drain-extended MOSFETs[J]. IEEE Transactions on Electron Devices, 54, 840-851(2007).

[7] Mergens M P J, Russ C C, Verhaege K G et al. High holding current SCRs (HHI-SCR) for ESD protection and latch-up immune IC operation[J]. Microelectronics Reliability, 43, 993-1000(2003).

[8] Liu Y, Gao Y J. Physical-level modeling and simulation of second breakdown in deep submicron GGNMOS under ESD conditions[J]. Microelectronics, 45, 804-808(2015).

[9] Wang H, Yuan Z B, Tan M et al. Effect of multiplication layer thickness on device properties of In0.53Ga0.47As/InP avalanche photodiode[J]. Acta Optica Sinica, 40, 1804001(2020).

[10] Azaïs F, Caillard B, Dournelle S et al. A new multi-finger SCR-based structure for efficient on-chip ESD protection[J]. Microelectronics Reliability, 45, 233-243(2005).

[11] Zhou Y Z, Hajjar J J, Lisiak K. Compact modeling of on-chip ESD protection using standard MOS and BJT models[C]∥2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings, October 23-26, 2006, Shanghai, China., 1202-1205(2006).

[12] Zhou Y Z, Hajjar J J, Righter A W et al. Modeling snapback of LVTSCR devices for ESD circuit simulation using advanced BJT and MOS models[C]∥2007 29th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD), September 16-21, 2007, Anaheim, CA, USA., 9793801(2007).

[13] Wang Y, Jin X L, Cao S G et al. Design and measurement of ring-gate single photon avalanche diode with low dark count rate[J]. IEEE Photonics Journal, 12, 6801711(2020). http://ieeexplore.ieee.org/document/9090993

[14] Shashkina A S, Hanin S D. Simulation approach to modeling of the avalanche breakdown of a P-N junction[J]. Semiconductors, 53, 838-843(2019).

[15] Juliano A. Measurement, modeling, and simulation of fast transients in ESD devices Illinois: University of[D]. Illinois Urbana-Champaign, 53-80(2001).

[16] Dalla Mora A, Tosi A, Tisa S et al. Single-photon avalanche diode model for circuit simulations[J]. IEEE Photonics Technology Letters, 19, 1922-1924(2007).