Microelectronics, Volume. 54, Issue 2, 228(2024)
Read-Write Control Model for Synchronous-Pipelined SRAM
[4] [4] Netsol. S7N643631M S7N641831M 2Mx36 & 4Mx18 NTSRAM Sync-Pipelined Burst Data Sheet [EB/OL].https://zhidao.baidu.com/question/1819450101892968748.html.
[5] [5] TING T K, WANG G B, SHIH J T. High speed programmable burst address generation circuit [P].USA: 5708688, 1998-01-13.
Get Citation
Copy Citation Text
LI Tiehu, HUANG Dan, LUO Huajun, QI Zong. Read-Write Control Model for Synchronous-Pipelined SRAM[J]. Microelectronics, 2024, 54(2): 228
Category:
Received: Oct. 22, 2021
Accepted: --
Published Online: Aug. 21, 2024
The Author Email: