[1] [1] JANSSON J P , MANTYNIEMI A , KOSTAMOVAARA J . A CMOS time-to-digital converter with better than 10 ps single-shot precision ［J］. IEEE Journal of Solid-State Circuits, 2006, 41(6): 1286-1296.

[3] [3] WANG H, DAI F F. A 14-bit, 1-ps resolution, two-step ring and 2D Vernier TDC in 130 nm CMOS technology ［C］// IEEE European Solid State Circuits Conference (ESCCIRC). Leuven, Belgium. 2017: 143-146.

[4] [4] SONG S, POULTON J, CHEN X, et al. A 2-to-20 GHz multi-phase clock generator with phase interpolators using injection-locked oscillation buffers for high-speed IOs in 16 nm FinFET ［C］// IEEE Custom Integrated Circuits Conference (CICC). Austin, TX, USA. 2019: 423-425.

[6] [6] YUAN B, LIU H. A generalized low power and lower jitter charge pump PLL ［C］// IEEE Microwave and Millimeter Wave Circuits and System Technology (MMWCST). Chengdu, China. 2013: 471-474.

[7] [7] PARK P W, PARK D, CHO S H. A low-noise and low-power frequency synthesizer using offset phase-locked loop in 0.13-CMOS ［J］. IEEE Microwave & Wireless Components Letters, 2010, 20(1): 52-54.

[8] [8] BAE W, JU H, PARK K, et al. A 7.6 mW, 214-fs RMS jitter 10-GHz phase-locked loop for 40-Gb/s serial link transmitter based on two-stage ring oscillator in 65-nm CMOS ［J］. IEEE Journal of Solid-State Circuits, 2016, 51(10): 2357-2367.

[9] [9] NIRMALRAJ T, RADHAKRISHNAN S, KARN R K, et al. Design of low power, high speed PLL frequency synthesizer using dynamic CMOS VLSI technology ［C］// IEEE International Conference on Power, Control, Signals and Instrumentation Engineering (ICPCSI). Chennai, India. 2017: 1074-1076.

[10] [10] SUMAN S, SHARMA K G, GHOSH P K. Analysis and design of current starved ring VCO ［C］// IEEE International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT). Chennai, India. 2016: 3222-3227.

[11] [11] MESTICE M, NERI B, CIARPI G, et al. Analysis and design of integrated blocks for a 6.25GHz spacefibre PLL ［J］. Sensors, 2020, 20(14): 38-40.

[13] [13] ABEDI M, HASANI J Y. A fast locking phase-locked loop with low reference spur ［C］// IEEE Iranian Conference on Electrical Engineering (ICEE). Mashhad, Iran. 2018: 92-97.