[2] [2] PHILIPPE A, GREG A.Assessing and mitigation radiation effects in Xilinx FPGAs ［R］.Jet Propulsion Laboratory, California Institute of Technology, 2008.

[4] [4] LEVEUGLE R, ANTONI L, FEHER B.Dependability analysis: a new application for run-time reconfiguration［C］//Proceedings of the International Parallel and Distributed Processing Symposium (IPDPS), 2003:345-351.

[5] [5] JOHNSON E, CAFFREY M P, GRAHAM P S, et al.Accelerator validation of an FPGA SEU simulator ［J］.IEEE Transactions on Nuclear Science, 2003, 50(6):2147-2157.

[6] [6] MORGAN K S, MCMURTREY D L, PRATT S H, et al.A comparison of TMR with alternative fault-tolerant design techniques for FPGAs［J］.IEEE Transactions on Nuclear Science, 2007, 54(6):2065-2072.

[7] [7] CIESLEWSKI G G, GEORGE A D, JACOBS A.Acceleration of FPGA fault injection through multi-bit testing［C］//International Conference on Engineering of Reconfiguration Systems and Algorithms, 2010:1-7.

[8] [8] VELAZCO R, FOUCARD G, PERONNARD P.Combinrng results of accelerated radiation tests and fault injection to predict the error rate of an application implemented in SRAM-based FPGAs［J］.IEEE Transactions on Nuclear Science, 2010, 57(6):3500-3505.

[9] [9] Xilinx Corp.Virtex II platform FPGA user guider［Z］.http://www.xilinx.com/support/documentation/data_sheets/ ds031.pdf, 2007-11-5/2010-11-8.

[10] [10] Xilinx Corp.Correcting single-event upsets in virtex II platform FPGA configuration memory［Z］.http://www.xilinx.com/support/documentation/data_sheets/xapp779. pdf.2007-11-19.

[11] [11] UPEGUI A, SANCHEZ E.Evolving hardware by dynamically reconfiguring Xilinx FPGAs［J］.Evolvable Systems:Form Biology to Hardware, LNCS, 2005, 3637: 56- 65.

[19] [19] ALDERIGHI M, ANGELO S, MANCINI M, et al.A fault injection tool for SRAM-based FPGAs［C］//Proceedings of 9th IEEE International on-Line Testing Symposium, 2003:129-133.