Journals Articles Conferences News About CLP
Submit a paper Email Alert
Search
Search
Articles
Journals
News
Advanced Search
Top Searches
2D MaterialsTransformation opticsQuantum PhotonicsSmall lasersSemiconductor UV PhotonicsSupersymmetric microring laser arrays

Microelectronics, Volume. 53, Issue 5, 841(2023)

Design of a Buffer Optimization Architecture for ZynqNet Hardware Accelerator

CHEN Zhuo1, CHEN Yiduo1, TIAN Chunsheng2, QIU Peiyi3, and DI Zhixiong1
Author Affiliations
  • 1[in Chinese]
  • 2[in Chinese]
  • 3[in Chinese]
    • show less
    AbstractGet PDF(in Chinese)
    Figures&Tables (0)
    Equations (0)
    References (7)
    Tools
    Paper Information
    Topics
    Figures & Tables(0)
    Tools

    Get Citation

    Copy Citation Text

    CHEN Zhuo, CHEN Yiduo, TIAN Chunsheng, QIU Peiyi, DI Zhixiong. Design of a Buffer Optimization Architecture for ZynqNet Hardware Accelerator[J]. Microelectronics, 2023, 53(5): 841

    Download Citation

    EndNote(RIS)BibTexPlain Text
    Set citation alerts for article
    Save article for my favorites
    Paper Information

    Category:

    Received: Mar. 4, 2023

    Accepted: --

    Published Online: Jan. 3, 2024

    The Author Email:

    DOI:10.13911/j.cnki.1004-3365.230098

    Topics

    laser devices and laser physics
    Lasers and Laser Optics
    Laser physics
    laser manufacturing
    Instrumentation, Measurement and Metrology