Microelectronics, Volume. 52, Issue 6, 1027(2022)

Prediction of Detailed Routing Check Violations Using Deep Learning

LIANG Shuo and LI Haihua
Author Affiliations
  • [in Chinese]
  • show less

    The causes of VLSI design rule check violation (DRC) in advanced technology are very complex, which makes the congestion map of global routing can’t reflect the distribution of DRCs accurately. In this paper, a deep-learning based approach is proposed for predicting DRCs. Pin, net and macro information of placement rather than global routing were used as features. Then, these features were trained by a convolutional network after being processed by CSMOTE. Finally, M2 short and cut group space were predicted by this model. The method was tested in a real industrial design in advanced technology node. Experimental results show that the accuracy and F1 score on M2 short is 93.4% and 0.78 respectively, while 92.5% and 0.78 on cut group space.

    Tools

    Get Citation

    Copy Citation Text

    LIANG Shuo, LI Haihua. Prediction of Detailed Routing Check Violations Using Deep Learning[J]. Microelectronics, 2022, 52(6): 1027

    Download Citation

    EndNote(RIS)BibTexPlain Text
    Save article for my favorites
    Paper Information

    Category:

    Received: Nov. 9, 2021

    Accepted: --

    Published Online: Mar. 11, 2023

    The Author Email:

    DOI:10.13911/j.cnki.1004-3365.210427

    Topics