[1] [1] RAMASAMY S, VENKATARAMANI B,RAJKUMAR C K, et al. The design of an area efficient segmented DAC [C] // 2010 International Conference on Signal and Image Processing. Chennai,India. 2010: 382-387.

[2] [2] CHOU F T, HUNG C C. Glitch energy reduction and SFDR enhancement techniques for low-power binaryweighted current-steering DAC [J ]. IEEE Transactions on Very Large Scale Integration (VLSI)Systems, 2016, 24(6): 2407-2411.

[3] [3] KOMMANGUNTA V, SHEHZAD K, VERMA D,et al. Low power 10-bit 100 MSPS segmented current steering DAC with > 78 dB SFDR [C] // 2021 International Conference on Electronics, Information,and Communication (ICEIC). Jeju, South Korea.2021: 1-3.

[4] [4] PATEL S, MEHTA U. A 1.8 V 5-bit segmented current steering digital-to-analog converter [C] //2021 Devices for Integrated Circuit (DevIC). Kalyani,India. 2021: 569-571.

[5] [5] SAMANTA S, SARKAR S. A 1.8 V 8-bit 500 MSPS segmented current steering DAC with >66 dB SFDR[C] // 2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). Limassol, Cyprus.2020: 13-17.

[6] [6] RAJA G, BHAUMIK B. 16-bit segmented type current steering DAC for video applications [C] // 19th International Conference on VLSI Design Held Jointly with 5th International Conference on Embedded Systems Design (VLSID'06). Hyderabad, India.2006: 6-9.

[7] [7] DEVEUGELE J, STEYAERT M S J. A 10-bit 250-MS/s binary-weighted current-steering DAC [J].IEEE Journal of Solid-State Circuits, 2006, 41(2):320-329.

[8] [8] NISHIMURA Y, SHIMIZU A, NOGUCHI T, et al.A 10-bit current-steering DAC for urinary bladder volume measurement [C] // 2021 IEEE Asia Pacific Conference on Circuit and Systems (APCCAS).Penang, Malaysia. 2021: 205-208.