[3] [3] PARKER K P.Observation on the 1149.x family of stan-dards［C］//International Test Conference, 1994: 71-73.

[4] [4] IEEE Standards Board.IEEE Standard 1149.1.-1990［S］.New York USA 1990.

[8] [8] IEEE STD 1149.5.IEEE standard for Module Test and Maintenance Bus(MTM-Bus)protocol［S］.IEEE Compu-ter Society, 1995, 8.

[9] [9] IEEE STD 1149.4.IEEE Standard for a Mixed-Signal Test Bus［S］.IEEE Computer Society, 1999, 6.

[10] [10] IEEE STD 1149.6.IEEE standard for boundary-scan testing of advanced digital networks［S］.IEEE Computer Society, 2003, 7.

[11] [11] IEEE STD 1149.7.IEEE standard for reduced-pin and enhanced-functionality test access port and boundary-scan architecture［S］.IEEE Computer Society, 2010, 2.

[13] [13] SUPARJO B LEY A CRON A et al.Analog Boundary-Scan Description Language (ABSDL) for mixed-signal board test［C］//IEEE International Test Conference 2006:1-8.

[14] [14] PARKER K JACOBSON N G.Boundary-scan testing of power/ground pins［C］//IEEE International Test Conference 2008: 1-7.

[15] [15] KAUTZ W K.Testing of faults in wiring interconnects［J］.IEEE Trans on Computers 1974 23(4):358-363.

[16] [16] GOEL P MCMAHON M T.Electronic chip-in-place test［C］//Proc.Intl.Test Conf 1982:126-137.

[17] [17] WAGNER P T.Interconnect testing with boundary scan［C］//Proc.Intl.Test Conf 1987:52-57.

[18] [18] CHENG W T LEWANDOWSKI J L WU E.Optimal diagnostic methods for wiring Interconnects［J］.Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on 1992, 11(9):1161-1166.

[19] [19] CHAKRABORTY T J.CHIANG C H TREUREN B G V.A practical approach to comprehensive system test & debug using boundary scan based test architecture［C］//IEEE International Test Conference 2007:1-7.

[20] [20] KUMAR P SHARMA R K SHARMA D K et al.A novel method for diagnosis of board level interconnect faults using boundary scan［C］//Intl Conf.on Computer & Communication Technology 2010:270-275.

[26] [26] COLLINS P REIS I SIMONEN M et al.A transparent solution for providing remote wired or wireless communication to board and system level boundary-scan architectures［C］//IEEE International Test Conference 2005:1-8.

[27] [27] NORRGARD D PARKER K P.Augmenting boundary-scan tests for enhanced defect coverage［C］//IEEE International Test Conference 2008:1-8.

[28] [28] DUBBERKE D GREALISH J J DICK B V.Solving in-circuit defect coverage holes with a novel boundary scan application［C］//IEEE International Test Conference 2008:1-9.

[35] [35] WHETSEL L.An IEEE1149.1 based test access architecture for ICs with embedded cords［C］//Proceedings of IEEE International Test Conference 1997:69-78.