[2] [2] SAEEDI S, EMAMI-NEYESTANAK A. An 8 GHz first-order frequency synthesizer for low-power on-chip clock generation ［J］. IEEE J Sol Sta Circ, 2015, 50(8): 1848-1860.

[3] [3] ZHANG Z. CMOS analog and mixed-signal phase-locked loops: an overview ［J］. J Semicond, 2020, 41(11): 15-32.

[9] [9] WANG J F, FAN X N, SHI X Y, et al. A fractional-N frequency divider for multi-standard wireless transceiver fabricated in 0.18 μm CMOS process ［J］. J Semicond, 2017, 38(12): 73-80.

[10] [10] HWANG Y T, LIN J F. Low voltage and low power divide-by-2/3 counter design using pass transistor logic circuit technique ［J］. IEEE Trans VLSI Syst, 2012, 20(9): 1738-1742.

[11] [11] DENG W, OKADA K, MATSUZAWA A. A 0.5-V, 0.05-to-3.2 GHz, 4.1-to-6.4GHz LC-VCO using E-TSPC frequency divider with forward body bias for sub-picosecond-jitter clock generation ［C］// IEEE ASSCC. Beijing, China. 2010: 1-4.

[12] [12] LI M W, WANG P C, HUANG T H, et al. Low-voltage, wide-locking-range, millimeter-wave divide-by-5 injection-locked frequency dividers ［J］. IEEE Trans Microw Theo Tech, 2012, 60(3): 679-685.

[13] [13] YANG C Y, CHANG C H, WENG J H, et al. A 0.5/0.8-V 9-GHz frequency synthesizer with doubling generation in 0.13-μm CMOS ［J］. IEEE Trans Circ Syst II: Expr Brie, 2011, 58(2):65-69.

[14] [14] LU C T, HSIEH H H, LU L H. A low-power quadrature VCO and its application to a 0.6-V 2.4-GHz PLL ［J］. IEEE Trans Circ Syst I: Regu Pap, 2010, 57(4): 793-802.

[15] [15] AMOURAH M, KRISHNEGOWDA S, WHATELY M. A novel OTA based fast lock PLL ［C］// IEEE CICC. San Francisco, CA, USA. 2013: 1-4.

[16] [16] AMOURAH M, WHATELY M. A novel switched capacitor filter based low-area and fast-locking PLL ［C］// IEEE CICC. San Jose, CA, USA. 2015: 1-6.

[17] [17] HUANG Q, ZHAN C, BURM J. A low-complexity fast-locking digital PLL with multi-output bang-bang phase detector ［C］// IEEE APCCAS. Jeju, South Korea. 2016: 418-420.

[18] [18] HATI M K, BHATTACHARYYA T K. A fast and efficient constant loop bandwidth with proposed PFD and pulse swallow divider circuit in delta sigma fractional-N PLL frequency synthesizer ［J］. Microelec J, 2017, 61(3): 21-34.

[19] [19] BERTULESSI L, GRIMALDI L, DMYTRO C, et al. A low-phase-noise digital bang-bang PLL with fast lock over a wide lock range ［C］// IEEE ISSCC. San Francisco, CA, USA. 2018: 252-254.