[1] [1] ALON E, KIM J, PAMARTI S, et al. Replica compensated linear regulators for supply-regulated phase-locked loops ［J］. IEEE Journal of Solid-State Circuits, 2006, 41(2): 413-424.

[2] [2] HWANG I C, KIM C, KANG S. A CMOS self-regulating VCO with low supply sensitivity ［J］. IEEE Journal of Solid-State Circuits, 2004, 39(1): 42-48.

[3] [3] HSIEH P H, MAXEY J, YANG C K K. Minimizing the supply sensitivity of a CMOS ring oscillator through jointly biasing the supply and control voltages ［J］. IEEE Journal of Solid-State Circuits, 2009, 44(9): 2488-2495.

[4] [4] MANEATIS J G . Low-jitter process-independent DLL and PLL based on self-biased techniques ［J］. IEEE Journal of Solid-State Circuits, 1996, 31(11): 1723-1732.

[5] [5] XIONG L, WILLSON JR A N. A low-supply PLL with enhanced cascode compensation and a low-supply-sensitivity CCO ［C］ // Proceed IEEE Custom Integrated Circuits Conference. San Jose, CA, USA. 2010: 1-4.

[6] [6] RHEE W . Design of high-performance CMOS charge pumps in phase-locked loops ［C］ // IEEE International Symposium on Circuits and Systems (ISCAS). Orlando, FL, USA. 1999: 545-548.

[7] [7] SUMAN S, SHARMA K G, GHOSH P K. Analysis and design of current starved ring VCO ［C］ // IEEE International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT). Chennai, India. 2016: 3222-3227.

[8] [8] LEE J, WANG H. Study of subharmonically injection-locked PLLs ［J］. IEEE Journal of Solid-State Circuits, 2009, 44(5): 1539-1553.

[9] [9] HERZEL F, RAZAVI B. A study of oscillator jitter due to supply and substrate noise ［J］. IEEE Transactions on Circuits and Systems II, 1999, 46(1): 56-62.

[10] [10] JI S, ZHAO Y, XU W, et al. A novel charge pump with ultra-low current mismatch and variation for PLL ［C］ // IEEE International Symposium on Circuits and Systems (ISCAS). Seville, Spain. 2020: 1-4.

[11] [11] RAZAVI B . Design of CMOS phase-locked loops: from circuit level to architecture level ［M］. Cambridge: Cambridge University Press, 2020.