[1] Orji N G, Badaroglu M, Barnes B M et al. Metrology for the next generation of semiconductor devices[J]. Nature Electronics, 1, 532-547(2018).

[2] den Boef A J. Optical wafer metrology sensors for process-robust CD and overlay control in semiconductor device manufacturing[J]. Surface Topography: Metrology and Properties, 4, 023001(2016).

[3] Jacobs B J, Kramer P. Apparatus for aligning a mask with respect to semiconductor substrate[P].

[4] Keij S, Setija I, van der Zouw G et al. Advances in phase-grating-based wafer alignment systems[J]. Proceedings of SPIE, 5752, 948-960(2005).

[5] Miyasaka M, Saito H, Tamura T et al. The application of SMASH alignment system for 65-55-nm logic devices[J]. Proceedings of SPIE, 6518, 65180H(2007).

[6] Du J Y, Dai F Z, Bu Y et al. Alignment technique using moire fringes based on self-coherence in lithographic tools[J]. Chinese Journal of Lasers, 44, 1204006(2017).

[7] Bunday B, Bello A F, Solecky E et al. 7/5 nm logic manufacturing capabilities and requirements of metrology[J]. Proceedings of SPIE, 10585, 105850I(2018).

[8] Li Y Q, Liu Y, Liu L H. Effect of thermal deformation on imaging performance for 16 nm extreme ultraviolet lithography objective[J]. Acta Optica Sinica, 39, 0122001(2019).

[9] Ming R F, Wei Y Y, Dong L S. Influence of optical system aberration on critical dimension of EUV lithography imaging[J]. Acta Optica Sinica, 39, 1222001(2019).

[10] Wittekoek S, van der Werf J, George R A. Phase gratings as wafer stepper alignment marks for all process layers[J]. Proceedings of SPIE, 0538, 24-31(1985).

[11] Cui Y T, Goodwin F, van Haren R et al. Segmented alignment mark optimization and signal strength enhancement for deep trench process[J]. Proceedings of SPIE, 5375, 1265-1277(2004).

[12] Lee B S, Kim Y H, Hwang H et al. Overcoming low-alignment signal contrast induced alignment failure by alignment signal enhancement[J]. Proceedings of SPIE, 9780, 97800B(2016).

[13] Xu B Q, Wu Q, Dong L S et al. Selection of DBO measurement wavelength for bottom mark asymmetry based on FDTD method[J]. Journal of Semiconductors, 40, 122403(2019).

[14] Sanchez M I, Ukraintsev V A, Leray P et al. Improving scanner wafer alignment performance by target optimization[J]. Proceedings of SPIE, 9778, 97782M(2016).

[15] Erdmann A, Kye J, Menchtchikov B et al. Computational scanner wafer mark alignment[J]. Proceedings of SPIE, 10147, 10147C(2017).

[16] Menchtchikov B, Socha R, Zheng C M et al. Reduction in overlay error from mark asymmetry using simulation, ORION, and alignment models[J]. Proceedings of SPIE, 10587, 105870C(2018).

[17] Megens H, Brinkhof R, Aarts I et al. Holistic feedforward control for the 5 nm logic node and beyond[J]. Proceedings of SPIE, 10961, 109610K(2019).

[18] Jeong I H, Kim H S, Kong Y O et al. Improved wafer alignment model algorithm for better on-product overlay[J]. Proceedings of SPIE, 10961, 109610A(2019).

[19] Du J Y, Dai F Z, Wang X Z. Calibration method for alignment error caused by asymmetric deformation of mark and its application in overlay measurement[J]. Chinese Journal of Lasers, 46, 0704004(2019).

[20] Du J Y, Dai F Z, Bu Y et al. Calibration method of overlay measurement error caused by asymmetry mark[J]. Applied Optics, 57, 9814-9821(2018).

[21] Zhang T, Zhao X, Cui J et al. Influence of asymmetric grating structures on measurement accuracy in integrated phase grating interference-based metrology[J]. Applied Optics, 58, 1847-1854(2019).

[22] Yang G H, Wang Y, Li J et al. Investigation of the diffraction efficiency of enhanced phase grating[J]. Acta Optica Sinica, 41, 1205001(2021).