Microelectronics, Volume. 53, Issue 4, 574(2023)

Research on Optimal Design Algorithm of Incremental Σ-Δ Modulator

WANG Wei1... MA Li1, CHIO U-Fat1, LI Mingbo1, LIU Binzheng1, SHUI Shaolin1, LUO Chenbin1 and YUAN Jun2 |Show fewer author(s)
Author Affiliations
  • 1[in Chinese]
  • 2[in Chinese]
  • show less

    A parameter optimization algorithm for the incremental Σ-Δ modulator is proposed. The coefficient of the integrator in the incremental Σ-Δ modulator was optimized. The two-step search algorithm was proposed to solve and compare the possible optimal coefficient combination for many times. Based on this algorithm, the effective precision and the input sampling rate of the Σ-Δ ADC could be effectively adjusted and optimized. An 16 bit 40 kS/s incremental Σ-Δ ADC was designed. The simulation results show that the proposed optimization design algorithm can increase the ADC input sampling speed from 40 kS/s to 51 kS/s, or increase the ADC ENOB from 1376 bit to 1472 bit without adding additional power consumption.

    Tools

    Get Citation

    Copy Citation Text

    WANG Wei, MA Li, CHIO U-Fat, LI Mingbo, LIU Binzheng, SHUI Shaolin, LUO Chenbin, YUAN Jun. Research on Optimal Design Algorithm of Incremental Σ-Δ Modulator[J]. Microelectronics, 2023, 53(4): 574

    Download Citation

    EndNote(RIS)BibTexPlain Text
    Save article for my favorites
    Paper Information

    Category:

    Received: Nov. 18, 2022

    Accepted: --

    Published Online: Jan. 3, 2024

    The Author Email:

    DOI:10.13911/j.cnki.1004-3365.220466

    Topics