[3] HOŠÁK R, JEŽEK M. Arbitrary digital pulse sequence generator with delay-loop timing[J]. Review of Scientific Instruments, 89, 045103(2018).

[4] [4] SUN Z L, LI N, WANG Y N, et al. High resolution programmable digital delay generat design realization[C]2010 International Conference on Intelligent System Design Engineering Application. Changsha, China: IEEE, 2010.

[5] CHRISTIANSEN J. An integrated CMOS 0.15 ns digital timing generator for TDC's and clock distribution systems[J]. IEEE Transactions on Nuclear Science, 42, 753-757(1995).

[6] [6] OKAYASU T, SUDA M, YAMAMOTO K, et al. 1.83 psresolution CMOS dynamic arbitrary timing generat f 4 GHz ATE applications[C]IEEE International Solid State Circuits Conference. San Francisco, USA: IEEE, 2006.

[7] [7] ARKIN B. Lowering the cost of test with a scalable ATE custom process timing IC containing 400 highlinearity timing verniers[C]IEEE International Conference on Test. Austin, USA: IEEE, 2005.

[8] CHEN Y Y, HUANG J L, KUO T. Design and implementation of an FPGA-based data/timing formatter[J]. Journal of Electronic Testing, 31, 549-559(2015).

[9] [9] CHEN Y Y, HUANG J L, KUO T. Implementation of programmable delay lines on offtheshelf FPGAs[C]2013 IEEE AUTOTESTCON. Schaumburg, IL: IEEE, 2013.

[10] [10] KEEZER D C, CHEN T H, GRAY C E, et al. Multigigahertz arbitrary timing generat data pattern serializerfmatter[C]2012 IEEE International Test Conference. Anaheim, USA: IEEE, 2012.

[11] [11] HUANG Y K, LI K T, HSIAO C L, et al. Design implementation of an EGpool based FPGA fmatter with temperature compensation[C]2017 IEEE 26th Asian Test Symposium. Taipei, China: IEEE, 2017.

[12] QIN X, ZHANG W Z, WANG L. A pico-second resolution arbitrary timing generator based on time folding and time interpolating[J]. Review of Scientific Instruments, 89, 074701(2018).

[13] ZHANG W Z, QIN X, WANG L. A fully-adjustable picosecond resolution arbitrary timing generator based on multi-stage time interpolation[J]. Review of Scientific Instruments, 90, 114702(2019).