Optics and Precision Engineering, Volume. 23, Issue 11, 3270(2015)
Pipeline architectures of device-saving three dimensional DCT/IDCT algorithm
[1] [1] CONCEICAO R, SOUZA JC, JESKE R, et al.. Power efficient and high throughtput multi-size IDCT targeting UHD HEVC decoders[C].IEEE International Symposium on Circuits and Systems, Melboume, AUSTRALIA: ISCAS, 2014: 1925-1928.
[2] [2] SUN H M, ZHOU D J, LIU P L, et al.. A low-cost VLSI architecture of multiple-size IDCT for H.265/HEVC[J].IEICE Transactions on Fundamentals of Electronics Communications and Computers Sciences, 2014, E97A(12): 2467-2476.
[3] [3] PASTUSZAK G. Flexible architecture design for H.265/HEVC inverse transform[J].Circuits Systems and Signal Processing, 2015, 34(6): 1931-1945.
[5] [5] HUANG H, XIAO L Y, LIU J M.CORDIC-based unified architectures for computation of DCT/IDCT/DST/IDST [J].Circuits Systems and Signal Processing, 2014, 33(3): 799-814.
[6] [6] LAI S C, LIU C H, WANG L Y, et al..11.25-ms-group-delay and low-complexity algorithm design of 18-band Quasi-ANSI S1.11 1/3 octave digital filterbank for hesring aids [J].IEEE Transactions on Circuits and Systems 1-Regular Papers, 2015, 62(6): 1572-1581.
[7] [7] YANG Q ZH, LIU Y Q.Design of DCT of different lengths VLSI architecture for HEVC[J].Microelectronics, 2015, 45(1): 102-105. (in Chinese)
[9] [9] CHEN Y H, JOU R Y, CHANG T Y, et al.. A high-throughput and area-efficient video transform core with a time division strategy [J].IEEE Transactions on Very Large Scale Integration(VLSI) System, 2014, 22(11): 2268-2277.
[11] [11] HUANG H, XIAO L Y.CORDIC based fast algorithm for power-of-point DCT and its efficient VLSI implementation[J].Microelectronics Journal, 2014, 45(11): 1480-1488.
[12] [12] CHEN Y H, CHEN J N, CHANG TY, et al..High-throughput multistandard transform core supporting MPEG/H.264/VC-1 using common sharing distributed arithmetic [J].IEEE Transactions on Very Large Scale Integration(VLSI) System, 2014, 22(3): 463-474.
[13] [13] AGGRAWAL E, KUMAR N. High throughput pipelined 2D discrete cosine transform for video compression [J]. International Conference on Issues and Challenges in Intelligent Computing Techniques, Ghaziabad, INDIA: ICICT, 2014: 702-705.
[17] [17] LIU H Q, XU SH Y, WANG D, et al.. Concurrent real-time test for multi-channel control system with variable number of channels [J]. Infrared and Laser Engineering, 2013, 42(12): 3300-3308. (in Chinese)
[19] [19] NIKARA J A, TAKALA J H, ASTOLA J T.Discrete cosine and sine transforms-regular algorithms and pipeline architectures[J]. Signal Processing, 2006, 86(2): 230-249.
[20] [20] TAKALA J, NIKARA J, PUNKKA K.Pipeline architecture for two-dimensional discrete cosine transform and its inverse[C].Proceedings of the Ninth International Conference on Electronics, Circuits and Systems, Dubrovnik, Croatia: 2002: 947-950.
Get Citation
Copy Citation Text
LIU Yuan-yuan, CHEN He-xin, ZHAO Yan. Pipeline architectures of device-saving three dimensional DCT/IDCT algorithm[J]. Optics and Precision Engineering, 2015, 23(11): 3270
Category:
Received: Sep. 1, 2015
Accepted: --
Published Online: Jan. 25, 2016
The Author Email: Yuan-yuan LIU (yuanyuan10@mails.jlu.edu.cn)