[1] [1] RAMKAJ A T, STRACKX M, STEYAERT M, et al. A 1.25-GS/s 7-b SAR ADC with 36.4-dB SNDR at 5 GHz using switch-bootstrapping, USPC DAC and triple-tail comparator in 28-nm CMOS ［J］. IEEE J Sol Sta Circ, 2018: 1-13.

[2] [2] SWINDLEHURST E, JENSEN H, PETRIE A, et al. An 8-bit 10-GHz 21-mW time-interleaved SAR ADC with grouped DAC capacitors and dual-path bootstrapped switch ［J］. IEEE Sol Sta Circ Lett, 2019, 2(9): 83-86.

[3] [3] SWINDLEHURST E, JENSEN H, PETRIE A, et al. An 8-bit 10-GHz 21-mW time-interleaved SAR ADC with grouped DAC capacitors and dual-path bootstrapped switch ［J］. IEEE J Sol Sta Circ, 2021, 56(8): 2347-2359.

[4] [4] JIAO Z, WANG X, LUO H, et al. Linearity boosting technique with adaptive sampling switch assisted by signal prediction for multi-channel ADCs in standard CMOS process ［C］ // IEEE NorCAS. Oslo, Norway. 2021: 1-5.

[5] [5] CHIRANU G, TUDORAN C, NEAGOE O, et al. Improved CMOS analog switch ［C］ // ISSCS. Iasi, Romania. 2019: 1-4.

[6] [6] RAMKAJ A, TAVERNIER F, STEYAERT M. Fast switch bootstrapping for GS/s high-resolution analog-to- digital converter ［C］ // 11th PRIME. Glasgow, UK. 2015: 73-76.

[7] [7] ZHENG S Q, SHENG K, CHEN J X, et al. A clock- feedthrough compensation technique for bootstrapped switch ［C］ // EDSSC. Hsinchu, China. 2017: 1-2.

[8] [8] BORA P P, BORGGREVE D, VANSELOW F, et al. Low-voltage low-distortion sampling switch design in 22 nm FD-SOI CMOS technology ［C］ // 24th IEEE ICECS. Batumi, Georgia. 2017: 86-89.

[9] [9] SARAFI S, AAIN A K B, ABBASZADEH J. Low- voltage CMOS switch for high-speed rail-to-rail sampling ［J］. Circ, Syst, and Signal Proces, 2016, 35(3): 771-790.

[11] [11] MOHAMMADI A, CHAHARDORI M. A low-power, bootstrapped sample and hold circuit with extended input ranged for analog-to-digital converters in CMOS 0.18 μm ［C］ // 15th SMACD. Prague, Czech Republic. 2018: 269-272.

[13] [13] RAGAB K, SUN N. A 1.4 mW 8 b 350 MS/s loop-unrolled SAR ADC with background offset calibration in 40 nm CMOS ［C］ // ESSCIRC. Lausanne, Switzerland. 2016: 417-420.

[14] [14] DING R, DANG L, LIN H, et al. A 7 b 400 MS/s pipelined SAR ADC in 65 nm CMOS ［J］. Microelec J, 2020, 95: 104680.

[15] [15] NAZZAL T B, MAHMOUD S A. Low-power bootstrapped sample and hold circuit for analog-to- digital converters ［C］ // IEEE 59th MWSCAS. Abu Dhabi, United Arab Emirates. 2016: 1-4.