Optical Communication Technology, Volume. 47, Issue 6, 32(2023)

New 25 Gb/s CTLE circuit based on 40 nm CMOS process

LI Bokai and HE Jin
Author Affiliations
  • [in Chinese]
  • show less

    In order to solve the problem of poor equalization ability of traditional continuous time linear equalizer(CTLE), a new 25 Gb/s CTLE circuit based on 40 nm complementary metal oxide semiconductor(CMOS) technology is proposed, which adopts parallel inductance peaking, negative capacitance zero compensation and output buffering technology. The influence of shunt inductance peaking and passive devices on CTLE frequency characteristics is introduced. Finally, the new CTLE circuit is simulated. The simulation results show that when the data transmission rate is 25 Gb/s, the equalized bandwidth of the CTLE extends from 8.5 GHz to 21.3GHz. The peak-to-peak differential voltage of the output signal is 410 mV, and the power consumption is 8.62 mW. The overall circuit layout area is 667 μm×717 μm, which has the characteristics of low power consumption and small area.

    Tools

    Get Citation

    Copy Citation Text

    LI Bokai, HE Jin. New 25 Gb/s CTLE circuit based on 40 nm CMOS process[J]. Optical Communication Technology, 2023, 47(6): 32

    Download Citation

    EndNote(RIS)BibTexPlain Text
    Save article for my favorites
    Paper Information

    Received: May. 19, 2023

    Accepted: --

    Published Online: Feb. 2, 2024

    The Author Email:

    DOI:10.13921/j.cnki.issn1002-5561.2023.06.007

    Topics