[1] [1] TAYAL S, NANDI A. Analog/RF performance analysis of inner gate engineered junctionless Si nanotube ［J］. Superlattices and Microstructures, 2017, 111: 862-871.

[2] [2] GOEL A, REWARI S, VERMA S, et al. Physics-based analytic modeling and simulation of gate-induced drain leakage and linearity assessment in dual-metal junctionless accumulation nano-tube FET(DM-JAM-TFET) ［J］. Appl Phys A, 2020, 126(5): 1-14.

[3] [3] TAYAL S, NANDI A. Study of temperature effect on junctionless Si nanotube FET concerning analog/RF performance ［J］. Cryogenics, 2018, 92: 71-75.

[4] [4] KUMAR A, SRINIVAS P S T N, TIWARI P K. An insight into self-heating effects and its implications on hot carrier degradation for silicon-nanotube-based double gate-all-around (DGAA) MOSFETs ［J］. IEEE Journal of the Electron Devices Society, 2019, 7: 1100-1108.

[5] [5] KUMAR N, AWASTHI H, PURWAR V, et al. Impact of temperature variation on analog, hot-carrier injection and linearity parameters of nanotube junctionless double-gate-all-around (NJL-DGAA) MOSFETs ［J］. Silicon, 2022, 14(6): 2679-2686.

[6] [6] COLINGE J P, LEE C W, AFZALIAN A, et al. Nanowire transistors without junctions ［J］. Nat Nanotechnol, 2010, 5: 225-234.

[7] [7] KUMAR A, TIWARI P K, ROY J N. Subthreshold model of asymmetric GAA junctionless FETs with scaled equivalent oxide thickness ［J］. Microelectronics Journal, 2022, 126(8): 105490.1-105490.7.

[8] [8] REWARI S, NATH V, HALDAR S, et al. Improved analog and AC performance with increased noise immunity using nanotube junctionless field effect transistor (NJLFET) ［J］. Appl Phys A, 2016, 122(12): 1049.1-1049.10.

[9] [9] TAYAL S, NANDI A. Optimization of gate-stack in junctionless Si-nanotube FET for analog/RF applications ［J］. Materials Science in Semiconductor Processing, 2018, 80: 63-67.

[10] [10] BARUAH P K, PAILY R P. High-temperature effects on device performance of a junctionless transistor ［C］// 2012 International Conference on Emerging Electronics. Mumbai, India. 2012: 1-4.

[11] [11] KIM S Y, LEE B H, HUR J, et al. A comparative study on hot-carrier injection in 5-story vertically integrated inversion-mode and junctionless-mode gate-all-around MOSFETs ［J］. IEEE Electron Device Letters, 2018, 39(1): 4-7.

[12] [12] SCARLET S P, AMBIKA R, SRINIVASAN R. Effect of eccentricity on junction and junctionless based silicon nanowire and silicon nanotube FETs ［J］. Superlattices and Microstructures, 2017, 107: 178-188.

[13] [13] GANESH A, GOEL K, MAYALL J S, et al. Subthreshold analytical model of asymmetric gate stack triple metal gate all around MOSFET (AGSTMGAAFET) for improved analog applications ［J］. Silicon, 2021, 14(8): 4063-4073.

[14] [14] KUMAR A, SRINIVAS P S T N, TIWARI P K. Physical insight into self-heating effects in ultrathin junctionless gate-all-around FETs ［C］// 2019 IEEE 9th International Nanoelectronics Conferences (INEC). Kuching, Malaysia. 2019: 1-4.

[15] [15] SRINIVAS P S T N, KUMAR A, JIT S, et al. Self-heating effects and hot carrier degradation in In0.53Ga0.47As gate-all-around (GAA) MOSFETs ［J］. Semiconductor Science and Technology, 2020, 35(6): 065008.

[16] [16] PURWAR V, GUPTA R, TIWARI P K. et al. Investigating the impact of self-heating effects on some thermal and electrical characteristics of dielectric pocket gate-all-around (DPGAA) MOSFETs ［J］. Silicon, 2022, 14(12): 7053-7063.

[17] [17] LIU R, LI X, SUN Y, et al. A vertical combo spacer to optimize electrothermal characteristics of 7-nm nanosheet gate-all-around transistor ［J］. IEEE Transactions on Electron Devices, 2020, 67(6): 2249-2254.

[18] [18] PARK J T, KIM J Y, COLINGE J P. Negative-bias-temperature-instability and hot carrier effects in nanowire junctionless P-channel multigate transistors ［J］. Applied Physics Letters, 2012, 100(8): 083504.1-083504.3.

[19] [19] TSO C T, LIU T Y, PAN F M, et al. Temperature and doping concentration dependence characteristics in junctionless gate-all-around polycrystalline silicon thin-film-transistors ［J］. Japanese Journal of Applied Physics, 2017, 56(4): 1-14.

[20] [20] VANDANA B, MOHAPATRA S K, DAS J K, et al. Memoryless nonlinearity in It JL FinFET with spacer technology: investigation towards reliability ［J］. Microelectronics Reliability, 2021, 119: 114072.

[21] [21] LAHBIB I, DOUKKALI A, MARTIN P, et al. Hot carrier injection effect on threshold voltage of NMOSFETs ［C］// 2015 11th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME). Glasgow, UK. 2015: 164-167.