[1] [1] ZHANG J, LYU Y B, PATTON J, et al. BFVP: a probabilistic UHF RFID tag localization algorithm using bayesian filter and a variable power RFID model ［J］. IEEE Trans Ind Electron, 2018, 65(10): 8250-8259.

[2] [2] CHOO J, RYOO J. UHF RFID tag applicable to various objects ［J］. IEEE Trans Antennas Propag, 2014, 62(2): 922-925.

[3] [3] Radio-Frequency Identification for Item Management - Port 6: Parameters for Air Interface Communications at 860 MHz to 960 MHz. ISO/IEC 18000-6: 2004/FPDAM 1. 2005 ［S］. 2004.

[4] [4] EPCglobal Inc. Class 1 Generation 2 UHF Air Interface Protocol Standard Version 1.1.0. ［S］. 2005.

[5] [5] LEE H, CHO J K, LEE K S, et al. A sigma delta fractional-N frequency synthesizer using a wide-band integrated VCO and a fast AFC technique for GSM/GPRS/WCDMA applications ［J］. IEEE J Solid State Circ, 2004, 39(7): 1164-1169.

[6] [6] ROGERS J W M, DAI F F, CAVIN M S, et al. A multiband delta sigma fractional-N frequency synthesizer for a MIMO WLAN transceiver RFIC ［J］. IEEE J Solid State Circ, 2005, 40(3): 678-689.

[7] [7] KWON I, EO Y, BANG H, et al. A single-chip CMOS transceiver for UHF mobile RFID reader ［J］. IEEE J Solid State Circ, 2008, 43(3): 729-738.

[8] [8] WANG W T, LUONG H C. A 0.8-V 4.9-mW 1.2-GHz CMOS fractional-N frequency synthesizer for UHF RFID readers ［J］. IEEE Trans Circuits Syst I, Reg Papers, 2008, 55(9): 2505-2513.

[9] [9] YE L, LIAO H L, SONG F, et al. A single-chip CMOS UHF RFID reader transceiver for Chinese mobile applications ［J］. IEEE J Sol-Sta Circ, 2010, 45(7): 1316-1329.

[10] [10] HU A, LIU D S, ZHANG K F, et al. A 0.045- to 2.5-GHz frequency synthesizer with TDC-based AFC and phase switching multi-modulus divider ［J］. IEEE Trans Circ Syst I, Reg Papers, 2020, 67(12): 4470-4483.

[11] [11] LEE T H, HAJIMIRI A. Oscillator phase noise: a tutorial ［J］. IEEE J Sol-Sta Circ, 2000, 35(3): 326-336.

[12] [12] BUCCOLERI F, BONFANTI A, LACAITA A L. A generalization of the Groszkowski’s result in differential oscillator topologies ［J］. IEEE Trans Circ Syst I, Reg Papers, 2021, 68(7): 2800-2812.

[13] [13] ZHENG L B, LI Q L, XIE H W, et al. A low power broadband LC-VCO using high quality-factor multi-path stacked inductors in 14-nm FinFET ［J］. Microelectron J, 2022, 122: 1-10.

[14] [14] BORKOWSKI M J, RILEY T, KOSTAMOVAARA J. Modulator evaluation method in Δ-Σ fractional-N frequency synthesis ［C］ // International Conference on Communications, Circuits and Systems. Chengdu, China.International Conference on Communications, Circuits and Systems. Chengdu, China. 2004, 2: 1174-1178.

[15] [15] ZHANG Y M, TANG X S, WEI Z N, et al. A Ku-band fractional-N frequency synthesizer with adaptive loop bandwidth control ［J］. Electronics, 2021, 10(2): 1-14.

[16] [16] ZHOU J, LI W, HUANG D P, et al. A 0.4-6-GHz frequency synthesizer using dual-mode VCO for software-defined radio ［J］. IEEE Trans Microw Theo Techn, 2013, 61(2): 848-859.

[17] [17] HATI M K, BHATTACHARYYA T K. A fast and efficient constant loop bandwidth with proposed PFD and pulse swallow divider circuit in delta sigma fractional-N PLL frequency synthesizer ［J］. Microelectron J, 2017, 61: 21-34.