[1] [1] LEE D C. Analysis of jitter in phase-locked loops ［J］. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2002, 49(11): 704-711.

[2] [2] GAO X, KLUMPERINK E A M, GERAEDTS P F J, et al. Jitter analysis and a benchmarking figure-of-merit for phase-locked loops ［J］. IEEE Transactions on Circuits and Systems II: Express Briefs, 2009, 56(2): 117-121.

[3] [3] GAO X. Low jitter and low power PLL: towards the utopia ［C］ // International SOC Design Conference (ISOCC). Jeju, South Korea. 2019: 38-39.

[4] [4] SHAO H B, LIN K, WANG B, et al. A high-performance charge pump with improved static and dynamic matching characteristic ［C］ // IEEE 11th International Conference on ASIC (ASICON). Chengdu, China. 2015: 1-4.

[5] [5] AKHTER N, AMIN M T, FARUQE O. An area efficient low phase noise charge pump for PLL applications in 90 nm CMOS ［C］ // 4th International Conference on Electrical Information and Communication Technology (EICT). Khulna, Bangladesh. 2019: 1-6.

[7] [7] HE Y J, WANG Z Q, LIU H, et al. An 8.5-12.5 GHz wideband LC PLL with dual VCO cores for multi-protocol serdes ［C］ // IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS). Boston, MA, USA. 2017: 791-794.

[8] [8] KIM K S, KIM K M, YOO C S. A fref/5 bandwidth type-II charge-pump phase-locked loop with dual-edge phase comparison and sampling loop filter ［J］. IEEE Microwave and Wireless Components Letters, 2018, 28(9): 825-827.

[9] [9] HERZEL F, FISCHER G, GUSTAT H, et al. An integrated CMOS PLL for low-jitter applications ［J］. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2002, 49(6):427-429.

[10] [10] DENG P Y, KIANG J F. A 5-GHz CMOS frequency synthesizer with an injection-locked frequency divider and differential switched capacitors ［J］. IEEE Transactions on Circuits and Systems I: Regular Papers, 2008, 56(2): 320-326.

[11] [11] LIN T H, KAISER W J. A 900-MHz 2.5-mA CMOS frequency synthesizer with an automatic SC tuning loop ［J］. IEEE Journal of Solid-State Circuits, 2001, 36(3): 424-431.

[12] [12] WILSON W B, MOON U K. A CMOS self-calibrating frequency synthesizer ［J］. IEEE Journal of Solid-State Circuits, 2000, 35(10): 1437-1444.

[14] [14] KHYALIA S K, NG Y S, WANG H, et al. A wide tuning range phase locked loop for 38 GHz transceiver in 65 nm CMOS ［C］ // IEEE International Symposium on Radio-Frequency Integration Technology (RFIT). Hualien, China. 2021: 1-3.