[1] [1] Lim S, Lee J, Kim D, et al. A high-speed CMOS image sensor with column-parallel two-step single-slope ADCs$$J$$. IEEE Trans. on Electron Devices, 2009, 56(3): 393-398.

[2] [2] Pain B, Fossum E R. Approaches and analysis for on-focal-plane analog-to-digital conversion$$R$$. Jet Propulsion Lab. (United States), 1994, 2226.

[3] [3] Ringh U, Jansson C, Liddiard K C. Readout concept employing a novel on-chip 16-bit ADC for smart IR focal plane arrays$$J$$. Proc. SPIE, 1996, 2745: 99-110.

[4] [4] Fowler B, El Gamal A, Yang D X D. A CMOS area image sensor with pixel-level A/D conversion$$C$$// Proc. of IEEE Inter. Solid-State Circuits Conf.-ISSCC94, 1994: 226-227.

[5] [5] Mahmoodi A, Joseph D. Pixel-level delta-sigma ADC with optimized area and power for vertically-integrated image sensors$$C$$// Midwest Symposium on Circuits and Systems, 2008: 41-44.

[6] [6] Peizerat A, Arques M, Villard P, et al. Pixel-level A/D conversion: comparison of two charge packets counting techniques$$C$$// Inter. Image Sensor Workshop, 2007, 9: 200-203.

[7] [7] Rhee J, Joo Y. Wide dynamic range CMOS image sensor with pixel level ADC$$J$$. Electron. Lett., 2003, 39(4): 360-361.

[8] [8] Jo Y M, Woo D H, Kang S G, et al. Very wide dynamic range ROIC with pixel-level ADC for SWIR FPAs$$J$$. IEEE Sensors J., 2016, 16(19): 7227-7233.

[10] [10] Yadid-Pecht O. Widening the dynamic range of pictures$$J$$. Proc. SPIE, 1992, 1656: 1-6.

[12] [12] Mase M, Kawahito S, Sasaki M, et al. A wide dynamic range CMOS image sensor with multiple exposure-time signal outputs and 12-bit column-parallel cyclic A/D converters$$J$$. IEEE J. of Solid-State Circuits, 2005, 40(12): 2787-2795.

[14] [14] Yin P H, Lu C W, Wang J S, et al. A 368×184 optical under-display fingerprint sensor comprising hybrid arrays of global and rolling shutter pixels with shared pixel-level ADCs$$J$$. IEEE J. of Solid-State Circuits, 2021, 56(3): 763-777.

[15] [15] Ikeno R, Mori K, Uno M, et al. A 4.6-μm, 127-dB dynamic range, ultra-low power stacked digital pixel sensor with overlapped triple quantization$$J$$. IEEE Trans. on Electron Devices, 2022, 69(6): 2943-2950.

[16] [16] Peizerat A, Rostaing J P, Zitouni N, et al. An 88dB SNR, 30μm pixel pitch infrared image sensor with a 2-step 16bit A/D conversion$$C$$// 2012 Symposium on VLSI Circuits (VLSIC), 2012: 128-129.

[17] [17] Niu Y, Huang Z, Lu W, et al. Two-stage ADC-based ROICs for 25μm-pitch cryogenic infrared focal plane array$$J$$. Electron. Lett., 2019, 55(2): 72-74.

[18] [18] Zhong S Y, Mao W B, Zou M, et al. A two-step ADC architecture for high dynamic range and high sensitivity image sensor$$J$$. Proc. of SPIE, 2020, 11455: 114553R.

[19] [19] Zhong S Y, Li Z F, Mao W B, et al. A two-step ADC architecture for dual band IRFPA$$J$$. Proc. of SPIE, 2021, 11763: 117635E.

[21] [21] Lee J, Nam I, Woo D. Current input pixel-level ADC with high SNR and wide dynamic range for a microbolometer$$J$$. Sensors, 2021, 21(7): 2354.

[22] [22] Fiedler H L, Hoefflinger B, Demmer W, et al. A 5-bit building block for 20MHz A/D converters$$J$$. IEEE J. of Solid-State Circuits, 1981, 16(3): 151-155.

[23] [23] Figueiredo P M, Vital J C. Kickback noise reduction techniques for CMOS latched comparators$$J$$. IEEE Trans. on Circuits and Systems Ⅱ: Express Briefs, 2006, 53(7): 541-545.

[25] [25] Yang S J, Luo L Z, Lu W G, et al. A 16-bit two-step pixel-level ADC for 384×288 infrared focal plane array$$C$$// IEEE 12th Inter. Conf. on ASIC, 2017: 856-859.

[26] [26] Sakakibara M, Ogawa K, Sakai S, et al. A back-illuminated global-shutter CMOS image sensor with pixel-parallel 14b subthreshold ADC$$C$$// 2018 IEEE Inter. Solid-State Circuits Conf. (ISSCC), 2018: 80-82.

[27] [27] Liu B, Niu Y, Lu W, et al. A 16-bit two-stage ADC for 320×256 infrared focal plane array$$C$$// Seventh Asia Pacific Conf. on Optics Manufacture, 2022, 12166: 951-956.

[29] [29] Ignjatovic Z, Maricic D, Bocko M F. Low power, high dynamic range CMOS image sensor employing pixel-level oversampling (SIGMA)(DELTA) analog-to-digital conversion$$J$$. IEEE Sensors J., 2012, 12(4): 737-746.

[30] [30] Li H, Boling C S, Mason A J. CMOS amperometric ADC with high sensitivity, dynamic range and power efficiency for air quality monitoring$$J$$. IEEE Trans. on Biomedical Circuits and Systems, 2016, 10(4): 817-827.

[31] [31] Salehifar Y, Ayatollahi A, Karami M A, et al. A low-power and wide dynamic range digital pixel sensor for intrinsic optical imaging in image-guided neurosurgery and neocortical epilepsy$$J$$. Frontiers in Biomedical Technol., 2022, 9(4): 255-264.

[32] [32] Cui N, York T, Marinov R, et al. A 110×64 150mW 28frames/s integrated visible/near-infrared CMOS image sensor with dual exposure times for image guided surgery$$C$$// 2016 IEEE Inter. Symp. on Circuits and Systems (ISCAS), 2016: 101-104.

[33] [33] Seo M W, Chu M, Jung H Y, et al. 2.45e- RMS low-random-noise, 598.5mW low-power, and 1.2kfps high-speed 2-Mp global shutter CMOS image sensor with pixel-level ADC and memory$$J$$. IEEE J. of Solid-State Circuits, 2022, 57(4): 1125-1137.

[34] [34] Peizerat A, Tchagaspanian M, Mandier C, et al. An analog counter architecture for pixel-level ADC$$C$$// 2007 Inter. Image Sensor Workshop, 2007: 200-203.

[35] [35] Mahmoodi A, Joseph D. Pixel-level delta-sigma ADC with optimized area and power for vertically-integrated image sensors$$C$$// 2008 51st Midwest Symposium on Circuits and Systems, 2008: 41-44.

[36] [36] Bisotto S, De Borniol E, Mollard L, et al. A 25μm pitch LWIR staring focal plane array with pixel-level 15-bit ADC ROIC achieving 2mK NETD$$J$$. Proc. of SPIE, 2010, 7834: 78340J.

[37] [37] Huang Z F, Zhu Y J, Lu W G, et al. A 16-bit hybrid ADC with circular-adder-based counting for 15μm pitch 640×512 LWIR FPAs$$J$$. Chinese J. of Electron., 2020, 29(2): 291-296.

[38] [38] Goto Masahide, Hagiwara Kei, Iguchi Yoshinori, et al. Pixel-parallel 3-D integrated CMOS image sensors with pulse frequency modulation A/D converters developed by direct bonding of SOI layers$$J$$. IEEE Trans. on Electron Devices, 2015, 62(11): 3530-3535.

[39] [39] Brochard N, Ginhac D. In-pixel ADC in 3D technology$$C$$// 2017 15th IEEE Inter. New Circuits and Systems Conf. (NEWCAS), 2017: 53-56.

[40] [40] Mori K, Yasuda N, Miyauchi K, et al. A 4.0μm stacked digital pixel sensor operating in a dual quantization mode for high dynamic range$$J$$. IEEE Trans. on Electron Devices, 2022, 69(6): 2957-2964.

[41] [41] Khatib M, Perenzoni M. A low-noise direct incremental A/D converter for FET-based THz imaging detectors$$J$$. Sensors, 2018, 18(6): 1867.

[42] [42] Quarta G, Perenzoni M, DAmico S. A 0. 94-μVrms input noise pixel-level continuous time ΣΔ IADC interface for THz sensing$$C$$// ESSDERC 2021-IEEE 51st European Solid-State Device Research Conf. (ESSDERC), 2021: 151-154.