[1] [1] SONG J.Investigation into the time-to-digital converter based on FPGA ［D］.Hefei：Graduate University of Science and Technology of China, 2006. (in Chinese)

[2] [2] NUTT R. Digital time intervals meter ［J］. Rev. Sci. Instrum, 1968,39:1342-1345.

[3] [3] KALISZ J,SZPLET R,PONIECKI A. Field programmable gate array based time-to-digital converter with 200-ps resolution ［J］.IEEE Trans. Instrum. Meas, 1997,46(1):51-55.

[4] [4] DUDEK P, SZCZEPANSKI S, HATFIELD J V. A high-resolution CMOS time-to-digital converter utilizing a vernier delay line ［J］. IEEE Trans. Instrum. Meas., 2001,35(2):240-247.

[5] [5] WU J,SHI Z,WANG I Y. Firmware-only implementation of time-to-digital converter in field programmable gate array ［J］. IEEE Conf. Rec. NSS.,2003,1:177-181.

[6] [6] SONG J,QI A,LIU S B. A high-resolution time-to-digital converter implemented in field programmable gate array ［J］. IEEE Trans. Nucl. Sci., 2006,53(1):236-241.

[7] [7] MAXIM COMPANY. INL/DNL measurements for high-speed analog-to-digital converters (ADCs)［ED/OL］.http: //www.maxim-ic.com/support

[8] [8] Application Brief 135. Ripple-Gray Code Counters ［M］. Altera Corp, 2003.

[9] [9] XILINX COMPANY. Virtex-II, Virtex-II pro, Virtex-IV, Virtex-V, and Virtex-VI Complete Data Sheet［EB/OL］. http://china.xilinx.com.

[10] [10] CORMEN T H,LESIERSON C E,RIVEST R L,et al.. Introduction to Algorithms. ［M］. 2nd ed. New York：McGraw-Hill, 2001.

[11] [11] ANALOG D. Digital Programmable Delay Generator AD9500［EB/OL］. http: // www.analog .com.