[2] [2] TORRES C A, MILLER J W, STOCKINGER M, et al. Modular, portable, and easily simulated ESD protection networks for advanced CMOS technologies ［C］// 2001 Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD). Portland, OR, USA. 2001: 81-94.

[3] [3] LU G, WANG Y, ZHANG L, et al. Investigation on the gate bias voltage of BigFET in power-rail ESD clamp circuit for enhanced transient noise immunity ［C］// 2018 IEEE International Symposium on Circuits and Systems (ISCAS). Florence, Italy. 2018: 1-5.

[4] [4] CHEN J T, KER M D. Design of power-rail ESD clamp with dynamic timing-voltage detection against false trigger during fast power-ON events ［J］. IEEE Transactions on Electron Devices, 2018, 65(3): 838-846.

[5] [5] LIN C Y, WU P H, KER M D. Area-efficient and low-leakage diode string for on-chip ESD protection ［J］. IEEE Transactions on Electron Devices, 2015, 63(2): 531-536.

[6] [6] ALTOLAGUIRRE F A, KER M D. Power-rail ESD clamp circuit with diode-string ESD detection to overcome the gate leakage current in a 40-nm CMOS process ［J］. IEEE Transactions on Electron Devices, 2013, 60(10): 3500-3507.

[7] [7] CHEN J T, KER M D. Power-rail ESD clamp circuit with polysilicon diodes against false trigger during fast power-on events ［C］// 2018 40th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD). Reno, NV, USA. 2018: 1-7.

[8] [8] LU G, WANG Y, WANG Y, et al. Power-rail ESD clamp circuit with hybrid-detection enhanced triggering in a 65-nm, 1.2-V CMOS process ［C］// 2017 IEEE International Symposium on Circuits and Systems (ISCAS). Baltimore, MD, USA. 2017: 1-4.

[9] [9] ELGHAZALI M, SACHDEV M, OPAL A. An nMOS static ESD power supply clamp with thyristor delay element and 180 pA leakage in 65 nm CMOS technology ［J］. IEEE Transactions on Device and Materials Reliability, 2018, 18(1): 97-104.

[10] [10] XU D, CAI X, DAI L, et al. A novel area efficient ESD power clamp with feedback technology ［C］// 2018 14th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT). Qingdao, China. 2018: 1-3.

[11] [11] LIU J, PEACHEY N. Design and optimization of the NAND ESD clamp in CMOS technology ［C］// 2019 IEEE International Reliability Physics Symposium (IRPS). Monterey, CA, USA. 2019: 1-4.

[12] [12] YEH C T, KER M D. PMOS-based power-rail ESD clamp circuit with adjustable holding voltage controlled by ESD detection circuit ［J］. Microelectronics Reliability, 2013, 53(2): 208-214.

[13] [13] YANG Z, ZHANG Y, MAO P. A modified RC and diode co-triggered ESD clamp circuit ［C］// 2020 International EOS/ESD Symposium on Design and System (IEDS). Chengdu, China. 2021: 1-4.

[14] [14] VOLDMAN S H. ESD: circuits and devices ［M］. Vermont, USA: John Wiley & Sons, Ltd, 2006: 333-336.

[16] [16] YEH C T, KER M D. Capacitor-less design of power-rail ESD clamp circuit with adjustable holding voltage for on-chip ESD protection ［J］. IEEE Journal of Solid-State Circuits, 2010, 45(11): 2476-2486.

[17] [17] WANG Y, LU G, GUO H, et al. Area-efficient transient power-rail electrostatic discharge clamp circuit with mis-triggering immunity in a 65-nm CMOS process ［J］. Science China (Information Sciences), 2016, 59(4): 112-120.