[2] [2] MILLER D A B, OZAKTAS H M. Limit to the bit-rate capacity of electrical interconnects from the aspect ratio of the system architecture[J]. Journal of Parallel and Distributed Computing, 1997, 41(1): 42-52.

[3] [3] XIE C. Optical interconnects for data centers[C]//IEEE. Proceedings of IEEE Photonics Conference. Piscataway: IEEE, 2017: 59-60.

[4] [4] KACHRIS C, TOMKOS I. A survey on optical interconnects for data centers[J]. IEEE Communications Surveys & Tutorials, 2020, 14: 1021-1036.

[7] [7] ZHANG X, LIU X, SPIEGELBERG M, et al. A DC-51.5 GHz electro-absorption modulator driver with tunable differential DC coupling for 3D wafer scale packaging[C]// IEEE. Proceedings of IEEE BiCMOS and Compound Semiconductor Integrated Circuits and Technology Symposium. Piscataway: IEEE, 2019: 5-8.

[8] [8] HANNES R, JORIS L, JOCHEM V, et al. 70 Gb/s 0.87 pJ/bit GeSi EAM driver in 55 nm SiGe BiCMOS[C]//IEEE. Proceedings of 2018 European Conference on Optical Communication(ECOC). Piscataway: IEEE, 2018: 1504-1514.

[9] [9] HWANG J, JEONG G S, BAE W, et al. A 32 Gb/s, 201 mW, MZM/EAM cascode push–pull CML driver in 65 nm CMOS. IEEE Transactions on Circuits and Systems, 2018, 65: 436-440.

[11] [11] PISATI M, BERNARDINIS F D, PASCALE P, et al. A sub-250mW 1-to-56Gb/s continuous-range PAM-4 42.5 dB IL ADC/DAC-based transcei