Fig. 1. Experimental setup for laser power locking

Fig. 2. Power stability circuit schematic diagram and PCB physical diagram

Fig. 3. Comparison of the relative voltage noise of three voltage reference chips

Fig. 4. Analysis of noise before and after laser power locking

Fig. 5. Time domain diagram and Allen deviation of laser power stability before and after feedback