[2] [2] SAE International.Time-triggered ethernet:AS6802［S］.New York:SAE International, 2011:6-7.

[3] [3] GANZINGER H, HAGEN G, NIEUWENHUIS R, et al.DPLL(T):fast decision procedures［C］//International Conference on Computer Aided Verification.Berlin:Springer, 2004:175-188.

[4] [4] DE MOURA L, BJRNER N.Z3:an efficient SMT solver［C］//International Conference on Tools and Algorithms for the Construction and Analysis of Systems.Berlin:Springer, 2008:337-340.

[5] [5] BRUMMAYER R, BIERE A.Boolector:an efficient SMT solver for bit-vectors and arrays［C］//International Conference on Tools and Algorithms for the Construction and Analysis of Systems.Berlin:Springer, 2009:174-177.

[6] [6] WEI A D, ZHANG G Q, ZHANG T.Research on time triggered ethernet scheduling planning method［C］//The 4th International Conference on Machine Vision and Information Technology.Sanya:IOP Publishing Ltd., 2020:012007.

[7] [7] LI B Q, WANG Y.Hybrid-GA based static schedule generation for time-triggered ethernet［C］//The 8th IEEE International Conference on Communication Software and Networks.Beijing:IEEE, 2016:656-660.

[8] [8] CHEN H, WANG L D, SHEN P, et al.Static schedule gene-ration for time-triggered ethernet based on fuzzy particle swarm optimization［J］.Chinese Journal of Electronics, 2019, 28(6):1250-1258.

[9] [9] YUAN H Y, ZHENG T, ZHANG K, et al.An efficient schedule synthesis method based on constraint programming technology for time-triggered ethernet［C］//The 5th International Conference on Computer and Communication Systems.Shanghai:IEEE, 2020:645-649.