[1] [1] ZHANG X, LI D Y, WANG H B. Bandwidth measurement of digital closed-looop accelerometer［J］. Opt. Precision Eng., 2014, 22(1): 92-98. (in Chinese)

[2] [2] ZHAO H J, LIU X K, ZHANG Y. CCD imaging electrical system of AOTF imaging spectrometer ［J］. Opt. Precision Eng., 2013, 21(5): 1291-1296. (in Chinese)

[3] [3] AMICO S D, COCCIOLO G, SPAGNOLO A, et al.. A 7.65-mW 5-bit 90-nm 1-Gs/s folded Interpolated ADC without calibration ［J］. IEEE Transactions on Instrumentation and Measurement, 2014, 63(2):295-303.

[4] [4] FANG B N, WU J T. A 10-Bit 300-MS/s pipelined ADC with digital calibration and digital bias generation ［J］. IEEE Journal of Solid-State Circuits, 2013, 48(3): 670-683.

[5] [5] YUAN B Y, LI W, LUO CH M. Design of real-time measurement system for solution concentration changes ［J］. Opt. Precision Eng., 2014, 22(1): 18-23. (in Chinese)

[6] [6] CHEN J, GAO H B, GUO J. Design of digital handle control system ［J］. Opt. Precision Eng., 2013, 21(11): 2844-2851. (in Chinese)

[7] [7] XIONG ZH X, CAI M, HE X Y. Digital background calibration for A 14-bit 100-MS/s pipelined ADC using signal-dependent dithering ［C］. Proceedings of IEEE International Conference of Electron Devices and Solid-State Circuits, Hong Kong, China, EDSSC, 2013: 1-2.

[8] [8] MATSUNO J, YAMAJI T, FURUTA M, et al.. All-digital background calibration technique for time-interleaved ADC using pseudo aliasing signal ［J］. IEEE Transactions on Circuits and Systems I: Regular Papers, 2013, 60(5): 1113-1121.

[9] [9] KARANICOLAS A N, HAE-SEUNG L, BARCRANIA K L. A 15-b 1-Msample/s digitally self-calibrated pipeline ADC ［J］. IEEE Journal of Solid-State Circuits, 1993, 28(12): 1207-1215.

[10] [10] DELIC-IBUKIC A, HUMMELS D M. Continuous digital calibration of pipeline A/D converters［J］. IEEE Transactions on Instrumentation and Measurement, 2006, 55(4):1175-1185.

[11] [11] GUSTAVSSON M, WIKNER J J, TAN N N. CMOS Data Converters for Communications［M］. Boston: Kluwer Academic Publishers, 2000.

[12] [12] YOUNG-JAE C, KYUNG-HOON L, HEE-CHEOL C, et al.. A Calibration-Free 14b 70MS/s 3.3 mm 2 235 mW 0.13 μm CMOS pipeline ADC with high-matching 3-D symmetric capacitors ［C］. Custom Integrated Circuits Conference, San Jose, USA, 2006: 485-488.