[1] [1] Yahya M R,Wu N,Yan G,et al.Review of Photonic and Hybrid on Chip Interconnects for MPSoCs in IoT Paradigm［C］//2018 21st Saudi Computer Society National Computer Conference (NCC). Riyadh, Saudi Arabia: IEEE, 2018:1-6.

[2] [2] Halavar B, Talawar B. Accurate Performance Analysis of 3D Mesh Network on Chip Architectures［C］//2018 IEEE International Conference on Electronics, Computing and Communication Technologies (CONECCT). Bangalore, India: IEEE, 2018:1-6.

[3] [3] Cheng T, Wu N, Yan G, et al. Poet: A Power Efficient Hybrid Optical NoC Topology for Heterogeneous CPU-GPU Systems［C］//IECON 2019-45th Annual Conference of the IEEE Industrial Electronics Society. Lisbon, Portugal: IEEE, 2019:3091-3095.

[4] [4] Yahya M R, Wu N, Ali Z A, et al. Optical Versus Electrical: Performance Evaluation of Network on-Chip Topologies for UWASN Many Core Processors［J］. Wireless Personal Communications, 2019,8(1):1-29.

[5] [5] Rohbani N,Shirmohammadi Z,Zare M,et al.LAXY:A Location-based Aging-Resilient Xy-Yx Routing Algorithm for Network on Chip［J］. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2017, 36(10):1725-1738.

[6] [6] Maede S, Zahra S, Nezam R, et al. WiP: Floating XY-YX: An Efficient Thermal Management Routing Algorithm for 3D NoCs［C］//2018 IEEE 16th Intl Conf on Dependable, Autonomic and Secure Computing, 16th Intl Conf on Pervasive Intelligence and Computing, 4th Intl Conf on Big Data Intelligence and Computing and Cyber Science and Technology Congress (DASC/Pi Com /Data Com/CyberSciTech). Athens, Greece:IEEE,2018:736-741.

[7] [7] Li M, Zeng Q A, Jone W B. Dy XY - a Proximity Congestion-Aware Deadlock-Free Dynamic Routing Method for Network on Chip［C］//Proceedings of the 43rd Design Automation Conference. San Francisco, CA, USA:IEEE,2006:849-852.

[8] [8] Forough S, Vahid S N. Development of an Adaptive Multipath Routing Algorithm by Examining the Congestion and Channel Fault of One-Hop Nodes in Network-on-Chip［C］//2018 8th International Conference on Computer and Knowledge Engineering (ICCKE). Mashhad, Iran:IEEE, 2018:231-236.

[9] [9] Zhu K, Zhang B, Tan W, et al. Votex: A Non-Blocking Optical Router Design for 3D Optical Network on Chip［C］//2015 14th International Conference on Optical Communications and Networks (ICOCN). Nanjing,China:IEEE,2015:1-3.

[10] [10] Guo P, Hou W, Guo L, et al. Fault-Tolerant Routing Mechanism in 3D Optical Network-on-Chip based on Node Reuse［J］. IEEE Transactions on Parallel and Distributed Systems, 2020,31(3):547-564.

[11] [11] Guo P, Hou W, Guo L. Designs of Low Insertion Loss Optical Router and Reliable Routing for 3D Optical Network on Chip［J］. ENCE China Information ences, 2016, 59(10):1-17.

[12] [12] Guo P, Hou W, Guo L, et al. Low Insertion Loss and Non-Blocking Micro-Ring Based Optical Router for 3D Optical Network-on-Chip［J］. IEEE Photonics Journal, 2018, 10(2):1-10.

[13] [13] Shi X, Wu N, Ge F, et al. Srax: A Low Crosstalk and Insertion Loss 5×5 Optical Router for Optical Network-on-Chip［C］//IECON 2019 - 45th Annual Conference of the IEEE Industrial Electronics Society. Lisbon, Portugal:IEEE, 2019:3102-3105.

[14] [14] Werner S, Navaridas J, Luján M. Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links［C］//2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). Austin, TX,USA:IEEE,2017:265-276.

[15] [15] Guo L, Hou W, Guo P. Designs of 3D Mesh and Torus Optical Network-on-Chips: Topology, Optical Router and Routing Module［J］. China Communications, 2017, 14(5):17-29.