Chinese Journal of Quantum Electronics, Volume. 42, Issue 1, 111(2025)
FPGA implementation of high‐speed privacy amplification algorithm based on cellular automata
Figures & Tables(13)
Fig. 3. FPGA modular design diagram for privacy amplification scheme
Fig. 4. FPGA sequence diagram of group reconciliation key processing
Fig. 5. FPGA sequence diagram of pipelined structure for group reconciliation key
Fig. 6. FPGA pipeline structure design diagram of privacy amplification scheme
Fig. 7. FPGA sequence diagram of pipelined structure for privacy amplification scheme
Fig. 8. Schematic diagram of privacy amplification improved scheme
Fig. 9. FPGA sequence diagram of improved pipeline structure for privacy amplification scheme
Table 2. A valanche effect test
View tableView in ArticleTable 2. A valanche effect test
Input flip/bits Output flip scale (original)/%[ 18 ]Output flip scale (improved)/% 1 49.9 50.1 2 49.6 49.9 3 49.6 49.6 4 49.8 49.7 5 49.6 50.2
Table 3. Theoretical speed of the privacy amplification scheme
View tableView in ArticleTable 3. Theoretical speed of the privacy amplification scheme
CA order Compression rate RK bandwidth/(Mbits⋅s-1) Secure key rate/(Mbits⋅s-1) 64 0.1 6400 640 0.2 6400 1280 0.5 6400 3200 128 0.1 12800 1280 0.2 12800 2560 0.5 12800 6400 256 0.1 25600 2560 0.2 25600 5120 0.5 25600 12800
Table 4. Testing speed of the privacy amplification scheme
View tableView in ArticleTable 4. Testing speed of the privacy amplification scheme
CA Order Compression rate RK bandwidth/(Mbits⋅s-1) Secure key rate/(Mbits⋅s-1) 64 0.1 780 78 0.2 750 150 0.5 740 370 128 0.1 1560 156 0.2 1530 306 0.5 1470 735 256 0.1 3150 315 0.2 3120 624 0.5 3080 1540
Table 5. Comparison of privacy amplification schemes
View tableView in ArticleTable 5. Comparison of privacy amplification schemes
Scheme Device LUT RK bandwidth/(Mbits⋅s-1) CA scheme Xilinx Artix-7 2656 1560 LU scheme[ 14 ]Altera cyclone V 21000 128 FFT scheme[ 15 ]Xilinx virtex-6 37203 116
Tools
Get Citation
Copy Citation Text
Yekai LU, Enjian BAI, Xueqin JIANG, Yun WU, Genlong CHEN. FPGA implementation of high‐speed privacy amplification algorithm based on cellular automata[J]. Chinese Journal of Quantum Electronics, 2025, 42(1): 111
Paper Information
Category:
Received: Mar. 27, 2023
Accepted: --
Published Online: Mar. 5, 2025
The Author Email: BAI Enjian (baiej@dhu.edu.cn)
© Copyright 2018-2021 | Chinese Laser Press.
All Rights Reserved 沪ICP备15018463号-20