[1] [1] WANG Qu, LUO Haiyong, WANG Jianquan, et al. Recent advances in pedestrian navigation activity recognition: a review[J].IEEE Sensors Journal, 2022,22(8):7499-7518. doi:10.1109/JSEN.2022.3153610.

[2] [2] LI Hongpeng, LIU Haichao, LI Zhen, et al. Adaptive threshold-based ZUPT for single imu-enabled wearable pedestrian localization[J]. IEEE Internet of Things Journal, 2023,10(13):11749-11760. doi:10.1109/JIOT.2023.3243296 .

[3] [3] CHEN Tianyu, YANG Gongliu, CAI Qingzhong, et al. A novel calibration method for gyro-accelerometer asynchronous time in foot-mounted pedestrian navigation system[J]. Sensors, 2021,22(1):209. doi:10.3390/s22010209.

[5] [5] PULP P. Ibex.GitHub repository[DB/OL]. [2023-11-01]. https://github.com/pulp-platform/ibex .

[6] [6] OPENHWGROUP. cv32e40p.GitHub repository[DB/OL]. [2023-11-01]. https://github.com/openhwgroup/cv32e40p.

[7] [7] NUNEZ P R, CASTELLS R D, TERES L. RisCO2: implementation and performance evaluation of RISC-V processors for lowpower CO2 concentration sensing[J]. Micromachines, 2023,14(7):1371. doi:10.3390/mi14071371.

[8] [8] ASSIR I A,ISKANDARANI M E,SAGHIR H R A,et al. Arrow:a RISC-V vector accelerator for machine learning inference[DB/OL]. (2021-07-15)[2023-11-01]. https://arxiv.org/abs/2107.07169.

[9] [9] JOHNS M,KAZMIERSKI T J. A minimal RISC-V vector processor for embedded systems[C]//2020 Forum for Specification and Design Languages(FDL). Kiel:IEEE, 2020:1-4. doi:10.1109/FDL50818.2020.9232940.

[10] [10] KUO Yaoming,FLANAGAN M F,GARCIA H F,et al. Integration of a real-time CCSDS 410.0-B-32 error-correction decoder on FPGA-Based RISC-V SoCs using RISC-V vector extension[J]. IEEE Transactions on Aerospace and Electronic Systems, 2023,59(5):5835-5846. doi:10.1109/TAES.2023.3266314.

[11] [11] MOUSAVIKIA S K, GHOLIZADEHAZARI E, MOUSAZADEH M, et al. Instruction set extension of a RISC-V based SoC for driver drowsiness detection[J]. IEEE Access, 2022(10):58151-58162. doi:10.1109/ACCESS.2022.3177743.

[13] [13] MACH S, SCHUIKI F, ZARUBA F, et al. FPNEW: an open-source multiformat floating-point unit architecture for Energy-Proportional transprecision computing[J]. IEEE Transactions on Very Large Scale Integration(VLSI) Systems, 2021, 29(4): 774-787. doi:10.1109/TVLSI.2020.3044752.

[14] [14] WHITE C. Design and implementation of RVV-Lite: a layered approach to the official RISC-V vector ISA[D]. Vancouver,University of British Columbia, 2023. doi:10.14288/1.0431080.

[16] [16] LEE Yunsup. Decoupled vector-fetch architecture with a scalarizing compiler:UCB/EECS-2016-117[R]. (2016-05-24). https://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-117.html.

[17] [17] CAVALCANTE M, SCHUIKI F, ZARUBA F, et al. Ara: a 1-GHz+ scalable and energy-efficient RISC-V vector processor with multiprecision floating-point support in 22-nm FD-SOI[J]. IEEE Transactions on Very Large Scale Integration(VLSI) Systems,2020,28(2):530-543. doi:10.1109/TVLSI.2019.2950087.