Microelectronics, Volume. 52, Issue 6, 931(2022)

A High Frequency Ultra-Wideband CMOS Digital Step Attenuator with Low Insertion Loss and Large Attenuation Range

QIN Mou1... YUAN Bo2, CHEN Gangzi1, LI Jiayi2 and WAN Tiancai2 |Show fewer author(s)
Author Affiliations
  • 1[in Chinese]
  • 2[in Chinese]
  • show less

    A high frequency ultra-wideband digital step attenuator with low insertion loss and large attenuation range was designed and implemented in a 65 nm CMOS process. Bridged-T and π-type switch embedded attenuation structure was adopted for good port matching performance and high attenuation accuracy. Constant negative voltage bias was adopted to reduce insertion loss and improve ultra-wideband performance. Cascade design of attenuation cells with high matching was adopted to realize high attenuation accuracy under large attenuation range. The measured results show that the maximum attenuation value is 31.5 dB, the attenuation step is 0.5 dB, the insertion loss of reference state is less than 3.5 dB, and the rms of amplitude error is less than 0.45 dB at 10 MHz~30 GHz. The total chip size is 2.30×1.20 mm2.

    Tools

    Get Citation

    Copy Citation Text

    QIN Mou, YUAN Bo, CHEN Gangzi, LI Jiayi, WAN Tiancai. A High Frequency Ultra-Wideband CMOS Digital Step Attenuator with Low Insertion Loss and Large Attenuation Range[J]. Microelectronics, 2022, 52(6): 931

    Download Citation

    EndNote(RIS)BibTexPlain Text
    Save article for my favorites
    Paper Information

    Category:

    Received: Aug. 25, 2022

    Accepted: --

    Published Online: Mar. 11, 2023

    The Author Email:

    DOI:10.13911/j.cnki.1004-3365.220310

    Topics