In recent decades,the demand for millimeter-wave and submillimeter-wave power sources has surged,driven by the expanding application of terahertz technology in fields such as remote sensing,high-speed communication,and radio astronomy[
Journal of Infrared and Millimeter Waves, Volume. 44, Issue 2, 170(2025)
A high output power 340 GHz balanced frequency doubler designed based on linear optimization method
In this paper, a linear optimization method(LOM) for the design of terahertz circuits is presented, aimed at enhancing the simulation efficacy and reducing the time of the circuit design workflow. This method enables the rapid determination of optimal embedding impedance for diodes across a specific bandwidth to achieve maximum efficiency through harmonic balance simulations. By optimizing the linear matching circuit with the optimal embedding impedance, the method effectively segregates the simulation of the linear segments from the nonlinear segments in the frequency multiplier circuit, substantially improving the speed of simulations. The design of on-chip linear matching circuits adopts a modular circuit design strategy, incorporating fixed load resistors to simplify the matching challenge. Utilizing this approach, a 340 GHz frequency doubler was developed and measured. The results demonstrate that, across a bandwidth of 330 GHz to 342 GHz, the efficiency of the doubler remains above 10%, with an input power ranging from 98 mW to 141mW and an output power exceeding 13 mW. Notably, at an input power of 141 mW, a peak output power of 21.8 mW was achieved at 334 GHz, corresponding to an efficiency of 15.8%.
Introduction
In recent decades,the demand for millimeter-wave and submillimeter-wave power sources has surged,driven by the expanding application of terahertz technology in fields such as remote sensing,high-speed communication,and radio astronomy[
As the mainstream technological solution for terahertz sources,research on Schottky diode frequency doublers has been increasing. The principle of frequency doubling with Schottky diodes primarily utilizes the diode's nonlinear characteristics,including varactor and varistor properties,to generate harmonic components at corresponding frequencies,which are then extracted and output through an E-plane waveguide probe structure. Varactor diodes excel in delivering higher power outputs with superior efficiency,whereas varistor diodes are distinguished by their ability to provide wider bandwidths. Balanced frequency doublers[
The popular approach in terahertz circuit design combines three-dimensional electromagnetic field models with diode SPICE models through the coaxial probe method,enabling accurate prediction of the circuit performance. However,the specific implementation processes of different methods each have their own variations. The subdivision design method(SDM)[
However,regardless of how 3D-EM is segmented into units in these mentioned design methods,the final simulation optimization still occurs within harmonic balance simulation software,thus the simulation speed is constrained by the speed of harmonic balance simulations. Recently,some efforts have been made to separate linear and nonlinear circuits [
This paper introduces an impedance matching method that distinctly separates linear circuits from nonlinear circuits. The principal concept isolates the nonlinear circuit from the impedance matching process,connecting the two through the diode's harmonic embedding impedance in the linear circuit as determined by nonlinear simulations. This approach significantly improves simulation speed. To validate the accuracy and practicality of this design concept,a 340 GHz balanced frequency doubler circuit was designed and fabricated.
1 Linear impedance matching method
The balanced frequency doubler consists of a pair of in-phase,parallel-connected diodes mounted on the E-plane of the input waveguide,with the output signal transmitted to the output waveguide by means of an E-plane probe. Its unique topological structure allows the currents generated by odd harmonics to circulate between the diodes and the ground provided by the cavity,effectively making the entire diode unit act like a dipole antenna that excites TE modes in the waveguide. Meanwhile,the currents from even harmonics can generate TEM modes along the direction of the transmission line. This configuration results in mode isolation between the input fundamental signal and the output second harmonic signal,as well as impedance isolation. Consequently,input and output matching can be designed independently without concern for their coupling effects.
According to the principles,the design of a balanced frequency doubler circuit can be segmented into three parts:initially,individual harmonic balance simulations of the diodes are performed to determine their best operating harmonic embedding impedance;subsequently,the previously determined harmonic embedding impedance is utilized to design the input and output matching circuits separately;finally,the input and output matches are integrated into a complete circuit,and a comprehensive harmonic balance simulation is performed to predict the circuit's performance. The design process is illustrated in
Figure 1.Linear optimization method design flow diagram(HB:Harmonic Balance)
1.1 Extraction of diode harmonic embedding impedance
For frequency doublers based on Schottky diodes,the diode's parasitic and intrinsic parameters significantly impact the performance of the frequency doubler. To ensure the doubler operates optimally at 340 GHz,with the maximum output under a standardized 100 mW input,we optimized the intrinsic parameters of the diode based on measured data from a series of Schottky diodes with different diameters. The final intrinsic parameters of the diode are presented in
|
Subsequently,harmonic balance simulations are performed on the diode model to extract both the fundamental and second harmonic embedding impedances,as depicted in the HB simulation section of
Figure 2.Optimal input and output embedding impedances for the diode
1.2 Input matching network
As mentioned in Section 2.1,the input fundamental signal operates in the TE10 mode,while the output second harmonic signal travels in the TEM mode. Their mode orthogonality ignores the need for an additional filter,reducing the complexity of the matching process. Moreover,the isolation between input and output impedances minimizes their mutual influence,allowing for the independent optimization of the input matching network.
As shown in
Figure 3.Schematic of the waveguide cavity where the diode cell is suspended
Figure 4.Schematic for optimization of the input matching network circuit
Furthermore,the transmission structures in the output matching circuit might affect the field distribution of the TE10 mode,thereby influencing the transmission constants and characteristic impedance of the TE10 mode,as shown in
Figure 5.Design of input matching network:(a)detailed dimensions of the input matching network;(b)comparison of PortZ0 and Epsilon for suspended and non-suspended microstrip lines with a width of 100 µm for the TE10 mode;(c)comparison of the diode's input embedding impedance with the impedance provided by the input matching network
Ultimately,the dimensions of the various parts of the input matching circuit obtained through simulations are shown in
1.3 Output matching network
The output matching circuit can be divided and designed in two parts:one from the diode to the suspended microstrip line in the channel,and the other encompassing the output probe transition,which includes a DC filter. These two parts are connected by introducing a fixed load impedance,ZL,in the middle to simplify the complexity of output matching. The load impedance is determined by the suspended microstrip line in the channel. Thus,when combining the two circuit parts,merely adjusting the length of the suspended microstrip line can minimize reflections between the two subcircuits. The specific principle is illustrated in
Figure 6.Schematic for optimization of the output matching network circuit
Figure 7.Design of the output matching network:(a)detailed dimensions of the output waveguide matching;(b)the detail of the 340 GHz frequency doubler chip;(c)comparison of the diode's output embedding impedance with the impedance provided by the output matching network
Diverging from traditional high-low impedance filters,this design employs a CMRC(Compact Microstrip Resonant Cell)filter for the DC filtering section,aiming to minimize the overall length of the chip while ensuring robust RF suppression capabilities to ease assembly challenges. The resulting integrated output circuit's waveguide matching section is displayed in
2 Assembly and measurement
After separately designing the input and output matching circuits,combining these two sections forms the complete frequency doubler circuit,which includes the monolithic circuit and the metal cavity. An E-plane split-waveguide block is produced through computer numerical control(CNC)milling technology and is further processed by electroplating. The diode chip is mounted on the split block and aligned through beam leads to ensure its correct placement. This step is critical,as the accuracy of alignment directly influences performance. Subsequently,the DC beam leads are connected to the chip capacitors and through capacitors to establish the DC pathway for the frequency doubler. Lacking thermo-compression bonding facilities,conductive adhesive is used to attach the beam leads to the cavity. However,this approach does not offer sufficient strength,making the chip prone to shifting during the disassembly of the cavity. This may also explain the significant discrepancies between our empirical results and the simulations. The fully assembled frequency doubler is illustrated in
Figure 8.Assembled frequency doubler
The constructed test system is shown in
|
Figure 9.Diagram of the frequency doubler test setup
Figure 10.Test results of the 340 GHz doubler:(a)measured input power and output power versus frequencies;(b)comparison of measured efficiency and simulated efficiency with different series resistances(simulated input power Pin=150 mW)
As shown in
Figure 11.The effect of assembly errors on output:(a)schematic of the lateral assembly error;(b)impact of different offset values on the output efficiency,with Rs•Cj0 = 120 Ω•fF and Pin=150 mW
Figure 12.Defects on the surface of the output waveguide
3 Conclusions
In this paper,a strategy to boost the design efficiency of terahertz frequency multipliers is proposed. This method separates the circuit into linear and nonlinear parts for distinct simulations. By using the diode's nonlinear properties in the linear circuit's embedding impedance,it connects the two parts. This separation of harmonic balance from S-parameter simulations helps to reduce simulation time. Following this strategic framework,a 340 GHz frequency doubler was developed and subjected to empirical validation. Performance evaluations revealed that within a bandwidth of 330 GHz to 342 GHz,the efficiency of the device consistently surpasses 10%,with the input power oscillating between 98 mW and 141 mW,and the output power starting from 13 mW. Remarkably,with an input power set at 141 mW,the device achieved a peak output of 21.8 mW at 334 GHz,translating to an efficiency rate of 15.8%. The practical application of this frequency doubler effectively demonstrates the viability of the suggested approach. This technique promises adaptability for a wide range of applications in terahertz circuits,particularly for complex harmonic structures like mixers and compact modules.
[17] N R Erickson, B J Rizzi, T W Crowe. A high power doubler for 174 GHz using a planar diode array, 287-296(1993).
[21] A Maestrini, C Tripon-Canseliet, I Mehdi. Design of a wideband 6-anode frequency tripler at 300 GHz with optimum balance, 203.
[30] J V Siles. Design of a high-power 1.6 THz Schottky tripler Using 'On-chip' Power-Combining and Silicon Micromachining, 26-28(2011).
Get Citation
Copy Citation Text
Zhi-Cheng LIU, Jing-Tao ZHOU, Jin MENG, Hao-Miao WEI, Cheng-Yue YANG, Yong-Bo SU, Zhi JIN, Rui JIA. A high output power 340 GHz balanced frequency doubler designed based on linear optimization method[J]. Journal of Infrared and Millimeter Waves, 2025, 44(2): 170
Category: Millimeter Wave and Terahertz Technology
Received: Aug. 23, 2024
Accepted: --
Published Online: Mar. 14, 2025
The Author Email: JIN Zhi (jinzhi@ime.ac.cn), JIA Rui (jiarui@ime.ac.cn)