Electronics Optics & Control, Volume. 21, Issue 12, 61(2014)

Simulation and Performance Verification for Clock Synchronization of Time-Triggered Ethernet

WANG Meng-di... WANG Tong, HE Feng and ZHAO Ke-li |Show fewer author(s)
Author Affiliations
  • [in Chinese]
  • show less

    The Time-Triggered Ethernet(TTE) synchronization strategy ensures high-quality synchronization.The research on modeling and simulation of TTE synchronization strategy is presented in this paper.We proposed a modular approach for modeling and simulation of TTE protocol,constructed a clock model with linear drift,modeled the protocol state machine and the clock synchronization as discrete events.Through the modeling and simulation,the performance of TTE synchronization under typical configuration parameters was studied.The simulation result verified that the clocks of TTE devices could be synchronized within microseconds.

    Tools

    Get Citation

    Copy Citation Text

    WANG Meng-di, WANG Tong, HE Feng, ZHAO Ke-li. Simulation and Performance Verification for Clock Synchronization of Time-Triggered Ethernet[J]. Electronics Optics & Control, 2014, 21(12): 61

    Download Citation

    EndNote(RIS)BibTexPlain Text
    Save article for my favorites
    Paper Information

    Category:

    Received: Dec. 31, 2013

    Accepted: --

    Published Online: Dec. 15, 2014

    The Author Email:

    DOI:10.3969/j.issn.1671-637x.2014.12.014

    Topics