Semiconductor Optoelectronics, Volume. 43, Issue 4, 777(2022)
Design for Charge Handling Capacity of Sense Node in CCDs
In this paper, the handling capacity of sense node was designed based on CCDs full well charge capacity and the work voltage range of the on-chip amplifier, and the expressions for the optimizing design of the handling capacity of sense node was deduced. As can be seen from the expressions, besides matching the transferring of the full well charge for the CCD, the voltage change range of sense node inducted by the signal charge also must be in the linear region of the on-chip amplifier so that the CCDs output nonlinearity and full well charge capacity will not be affected. Therefore, the CCD designers must consider not only the sense nodes capacitance, but also the MOSFETs wide-length ratio, threshold voltage, work voltage etc. of the on-chip amplifier during the design of charge handling capacity of sense node.
Get Citation
Copy Citation Text
LI Li. Design for Charge Handling Capacity of Sense Node in CCDs[J]. Semiconductor Optoelectronics, 2022, 43(4): 777
Category:
Received: Dec. 18, 2021
Accepted: --
Published Online: Oct. 16, 2022
The Author Email: