Infrared Technology, Volume. 42, Issue 12, 1192(2020)

Automatic Verification of Field Programmable Gate Arrays for Dead Pixel Correction

Yanlong LI*, Qi YANG, and Xuefeng WANG
Author Affiliations
  • [in Chinese]
  • show less

    To accelerate the simulation speed and improve the coverage of verification for a field programmable gate array (FPGA) implemented with dead pixel correction of an infrared image, an FPGA automatic verification platform based on SystemVerilog-Direct programming interface(SV-DPI) was designed. Using DPI programming interface technology, the C++ programming language was invoked by the SV platform. A generator and correction model for dead pixel data of infrared images was built. This established a communication between two languages on the transaction level. The results show that, compared with the traditional verification method, the proposed platform is simple in structure and can quickly generate a test vector, construct a reference model, and check results automatically. It realizes automated verification for an FPGA implemented with dead pixel detection and correction of an infrared image. The function coverage can reach 100%. It effectively shortens the period of construction and debugging for the FPGA verification platform and improves the efficiency and quality of verification.

    Tools

    Get Citation

    Copy Citation Text

    LI Yanlong, YANG Qi, WANG Xuefeng. Automatic Verification of Field Programmable Gate Arrays for Dead Pixel Correction[J]. Infrared Technology, 2020, 42(12): 1192

    Download Citation

    EndNote(RIS)BibTexPlain Text
    Save article for my favorites
    Paper Information

    Category:

    Received: Apr. 20, 2020

    Accepted: --

    Published Online: Jan. 12, 2021

    The Author Email: Yanlong LI (470968999@qq.com)

    DOI:

    Topics